References
Miwa T, Yamada J, Koike H, et al. NV-SRAM: a nonvolatile SRAM with backup ferroelectric capacitors. IEEE J Solid-State Circ, 2001, 36: 522–527
Kobayashi M, Ueyama N, Jang K, et al. Experimental demonstration of a nonvolatile SRAM with ferroelectric hfo2 capacitor for normally off application. IEEE J Electron Devices Soc, 2018, 6: 280–285
Bi J S, Liu G, Luo J J. Numerical simulation of single-event-transient effects on ultra-thin-body fully-depleted silicon-on-insulator transistor based on 22 nm process node. Acta Physica Sinica, 2013, 62: 504–511
Bi J S, Xi K, Li B, et al. Heavy ion induced upset errors in 90-nm 64 Mb NOR-type floating-gate flash memory. Chin Phys B, 2018, 27: 098501
Wang J J, Bi J S, Bai H, et al. CMOS-compatible Hf0.5Zr0.5O2-based ferroelectric capacitors for negative capacitance and non-volatile application. In: Proceedings of the 2018 14th IEEE International Conference on Solid-state & Integrated CircuitsTechnology, 2018
Wang J J, Bi J S, Bai H, et al. Simulation macro-model for Hf0.5Zr0.5O2-based ferroelectric capacitor. In: Proceedings of the 2020 33th IEEE International Conference on Microelectronic Test Structures, 2020
Buchner S, McMorrow D. Single-event transients in bipolar linear integrated circuits. IEEE Trans Nucl Sci, 2006, 53: 3079–3102
Acknowledgements
This work was supported in part by National Natural Science Foundation of China (Grant No. 616340084).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Wang, J., Bi, J., Liu, G. et al. Simulations of single event effects on the ferroelectric capacitor-based non-volatile SRAM design. Sci. China Inf. Sci. 64, 149401 (2021). https://doi.org/10.1007/s11432-019-2854-9
Received:
Revised:
Accepted:
Published:
DOI: https://doi.org/10.1007/s11432-019-2854-9