Skip to main content
Log in

SEU sensitivity and large spacing TMR efficiency of Kintex-7 and Virtex-7 FPGAs

  • Letter
  • Published:
Science China Information Sciences Aims and scope Submit manuscript

Conclusion

This study presents the impact of heavy ions on the SEU features and predicts the on-orbit SEU rate for the space application of high-performance 28 nm bulk SRAM-based FPGAs. The measured SEU cross sections are employed to characterize the radiation sensitivities. The results show a significant difference among the SEU cross sections of CRAMs, BRAMs, and DFFs. The employed test methods have an influence on SEU cross section results, which is verified in our application-oriented BRAM test. In addition, the radiation-sensitive resource such as the clock buffers is essential to further improve the radiation tolerance of FPGA. These results indicate that the reasonable hardening strategies are still useful for the 28 nm bulk CMOS high-performance FPGAs, which significantly promote the space application of the 28 nm high-performance FPGAs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

References

  1. Mehta N. Xilinx Redefines Power, Performance, and Design Productivity with Three Innovative 28 nm FPGA Families: Virtex-7, Kintex-7, and Artix-7 Devices. WP373 (v1.4), 2012. www.xilinx.com

  2. Xu L, Cai C, Liu T, et al. Design and verification of universal evaluation system for single event effect sensitivity measurement in very-large-scale integrated circuits. IEICE Electron Express, 2019, 16: 1–6

    Article  Google Scholar 

  3. Evans A, Alexandrescu D, Ferlet-Cavrois V, et al. New techniques for SET sensitivity and propagation measurement in flash-based FPGAs. IEEE Trans Nucl Sci, 2014, 61: 3171–3177

    Article  Google Scholar 

  4. Ullah A, Reviriego P, Sanchez-Macian A, et al. Multiple cell upset injection in BRAMs for Xilinx FPGAs. IEEE Trans Device Mater Relib, 2018, 18: 636–638

    Article  Google Scholar 

  5. Li T, Liu H, Yang H. Design and characterization of SEU hardened circuits for SRAM-based FPGA. IEEE Trans Very Large Scale Integration Syst, 2019, 27: 1276–1283

    Article  Google Scholar 

  6. Sterpone L, Boragno L. A probe-based SEU detection method for SRAM-based FPGAs. Microelectron Reliab, 2017, 76–77: 154–158

    Article  Google Scholar 

  7. Sierawski B D, Mendenhall M H, Weller R A, et al. CREME-MC: a physics-based single event effects tool. In: Proceedings of the IEEE Nuclear Science Symposium and Medical Imaging Conference, Knoxville, 2010. 1258–1261

Download references

Acknowledgements

The work was jointly supported by National Natural Science Foundation of China (Grant No. 11690041), State Key Laboratory of ASIC & System (Grant No. 2020KF009), and HIRFL (Grant No. JIZR20GY002).

Author information

Authors and Affiliations

Authors

Corresponding authors

Correspondence to Chang Cai or Jie Liu.

Electronic Supplementary Material

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Cai, C., Ning, B., Fan, X. et al. SEU sensitivity and large spacing TMR efficiency of Kintex-7 and Virtex-7 FPGAs. Sci. China Inf. Sci. 65, 129402 (2022). https://doi.org/10.1007/s11432-020-3169-x

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s11432-020-3169-x

Navigation