Skip to main content
Log in

Experimental investigation of the gate voltage range of negative differential capacitance in ferroelectric transistors

  • Letter
  • Published:
Science China Information Sciences Aims and scope Submit manuscript

Conclusion

In this study, the impacts of sweeping rate and device parameters on the gate voltage range of the NDC phenomenon are investigated based on experiments. With the increase of the frequency and dielectric capacitance, the beginning gate voltage of the NC emergence will increase, and the gate duration voltage range and the maximum gate voltage amplification factor appear to increase first and then decrease. This work suggests a big challenge for scaled NCFETs to operate at high frequency with low VDD.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

References

  1. Salahuddin S, Datta S. Use of negative capacitance to provide voltage amplification for low power nanoscale devices. Nano Lett, 2008, 8: 405–410

    Article  Google Scholar 

  2. Zhou J R, Wu J B, Han G Q, et al. Frequency dependence of performance in Ge negative capacitance pFETs achieving sub-30 mV/decade swing and 110 mV hysteresis at MHz. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2017. 373–376

  3. Wang H M, Yang M X, Huang Q Q, et al. New insights into the physical origin of negative capacitance and hysteresis in NCFETs. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), 2018. 707–711

  4. Wang H M, Huang Q Q, Yang M X, et al. Deep insight into the voltage amplification effect from ferroelectric negative capacitance. Sci China Inf Sci, 2019, 62: 089401

    Article  MathSciNet  Google Scholar 

  5. Chen C, Yang M, Liu S, et al. Bio-inspired neurons based on novel leaky-FeFET with ultra-low hardware cost and advanced functionality for all-ferroelectric neural network. In: Proceedings of Symposium on VLSI Technology (VLSI), 2019. 136–137

Download references

Acknowledgements

This work was supported by National Key R&D Program of China (Grant No. 2018YFB2202801), National Natural Science Foundation of China (Grant Nos. 61822401, 61851401, 61927901, 61421005), and 111 Project (Grant No. B18001).

Author information

Authors and Affiliations

Authors

Corresponding authors

Correspondence to Qianqian Huang or Ru Huang.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Yang, M., Huang, Q., Su, C. et al. Experimental investigation of the gate voltage range of negative differential capacitance in ferroelectric transistors. Sci. China Inf. Sci. 65, 169402 (2022). https://doi.org/10.1007/s11432-021-3268-0

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s11432-021-3268-0

Navigation