Skip to main content
SpringerLink
Log in

Implementation and analysis of optimized architectures for rank order filter

  • Original Research Paper
  • Published:
Journal of Real-Time Image Processing Aims and scope Submit manuscript

Abstract

In this paper we present two architectures based on the replication sort algorithm (RSA) and rank based network sorting algorithm (RBNS) for implementation of Rank order filer (ROF). This paper focuses on optimization strategies for sorting in terms of operating speed (throughput) and area (no. of comparators). The RSA algorithm achieves maximum throughput by sorting, which finds the position of all the window elements in parallel using eight bit comparators, a LUT to store the bit sum and a decoder. The time cost for filtering the complete image remains constant irrespective of the size of the window and the algorithm is generalized for all rank orders. The RBNS architecture is based on Sorting Network architecture algorithm, optimized for each desired output rank with O (N) hardware complexity compared to O (N2) complexity of the existing architectures that are based on bubble-sort and quick-sort reported so far. The proposed architectures use the concepts of pipelining and grain level parallelism and accomplish the task of sorting and filtering each sample appearing at the input window of the filter in one clock cycle, excluding the initial latency.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14

Similar content being viewed by others

References

  1. Jain, A.K.: Fundamentals of Digital Image Processing. PHI 7th Indian Edition, July (2001)

  2. Jaakko A., Pauli K.: Fundamentals of Nonlinear Digital Filtering. CRC Press, Boca Raton (2002)

    Google Scholar 

  3. Yin, L., Astola, J., Neuvo, Y.: Adaptive stack filtering with application to image processing. IEEE Trans. Signal Process. 41, 162–184 (1993)

    Article  MATH  Google Scholar 

  4. Faroughi, N.: An image processing hardware design environment. IEEE Trans. Circuits Syst. cas-22(6) (1997)

  5. Wolf, W.: FPGA-Based system Design. Pearson Education, First Indian Reprint (2005)

  6. Draper, B.A., Bevridge, J.R., Willem Bohm, A.P., Ross, C., Chawathe, M.: Accelerated image processing on FPGA’s. Trans. Image Process. 12(12) (2003)

  7. Gribbon, K.T., Bailey, D.G., Johnston, C.T.: Using design patterns to overcome image processing constraints on FPGAs. In: Proceedings of the Third IEEE International Workshop on Electronic Design, Test and Applications, 0-7695-2500-8/05

  8. Chakrabarti, C: Sorting network based architectures for median filters. IEEE Trans. Circuits Syst. 723–772 (1993)

  9. Huang T.S., Yang G.J., Tang G.Y.: A fast two dimensional median filtering algorithm. IEEE Trans. Accoust. Speech Signal Process. ASSP 27, 13–18 (1979)

    Article  Google Scholar 

  10. Chang, L.W., Yu, S.S.: A new implementation of generalised order statistics filter by threhold decomposistion. IEEE Trans. Signal Process. 40, 3062–3065 (1992)

    Article  Google Scholar 

  11. Kar, B.B., Pradhan, D.K.: A new algorithm for order statistic and sorting. IEEE Trans. Signal Proc 41, 2688–2694 (1993)

    Article  MATH  Google Scholar 

  12. Chang, L.W., Lin, J.H.: A bit-level systolic array for median filter. IEEE Trans. Signal Process. 40, 2079–2083 (1992)

    Article  Google Scholar 

  13. Lee, T.-W., Lee J.-H., Cho, S.-B.: School of electrical engineering, University of Ulsan, Korea: FPGA implementation of a 3 × 3 window median filter based on a new efficient Bit-Serial Sorting Algorithm. In: Proceedings of 7th Korea–Russia International Symposium, KORUS (2003)

  14. Knuth D.E.: Sorting and Searching. The Art of Computer Programming, vol. 3. Addison–Wesley, Reading (2003)

    Google Scholar 

  15. Kazimierz, W.: Median and morphological specialized processors for a real-time image data processing. EURASIP J. Appl. Signal Process. 1, 115–121 (2002)

    Google Scholar 

  16. Oflazer, K.: Design and implementation of a single chip 1-D median filter. IEEE Trans. Acoust. Speech Signal Process. ASSP 30, 1164–1168 (1983)

    Article  Google Scholar 

  17. Lucke, L., Parhi, K.: Parallel processing architectures for rank order and stack filters. IEEE Trans. Circuits Syst. 723–772 (1993)

  18. Cardells-Tromo, F., Molinet, P.-L.: Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing. IEEE Trans. Circuits Syst. II Express Briefs 53(2) (2006)

  19. Meena, S.M., Kulkarni, L.: An efficient architecture for hardware implementation of weighted median filter. In: Proceedings of the International Conference on Cognition and Recognition 2005, pp. 147–154, Allied Publishers Pvt, India (2005)

  20. Archana, R., Meena, S.M., Kulkarni, L.: An efficient architecture for rank order filter, pp. 301–307, Allied Publishers Pvt. Ltd, ADCOM (2005)

  21. Vega-Rodriguez, M.A., Gomez_pulido, J.A.: Real time image processing with reconfigurable hardware. In: The 8th International Conference on Electronics, on Circuits and Systems, ICES’ 2001, pp. 213–216. ISBN-0-7803-7057-0 (paper Proceedings)

  22. Gorgon, M.: Universal reprogrammable architecture for implementation of dedicated image processor based on FPGA. In: IPA97, Conference publication No 443

  23. Alves de Barros, M., Akil, M., Group ESIEE-Laboratorie France: Low level image processing operators on FPGA: implementation examples and performance evaluation. IEEE Trans. Circuits Syst. (1994)

  24. Fahmy, S.A., Cheung P.Y.K., Luk, W.: Novel FPGA-based implementation of median and weighted median filters for image processing. In: Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), pp. 142–147. Tampere, Finland, 24–26 August (2005)

  25. Ching, C.L., Chung, J.K.: Two dimensional rank-order filter by using max-min sorting networks. IEEE Trans. Circuits Syst. Video Technol. 8(8), 941–946 (1998)

    Google Scholar 

  26. Benkrid, K., Crookes, D., Benkrid, A.: Design and implementation of a novel algorithm for general purpose median filtering on FPGA’s. doi:0-7803-7448-7/02

Download references

Author information

Authors and Affiliations

  1. BVB College of Engineering and Technology, Hubli, Karnataka, India

    S. M. Meena & K. Linganagouda

Authors
  1. S. M. Meena
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. K. Linganagouda
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to S. M. Meena.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Meena, S.M., Linganagouda, K. Implementation and analysis of optimized architectures for rank order filter. J Real-Time Image Proc 3, 33–41 (2008). https://doi.org/10.1007/s11554-007-0052-y

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11554-007-0052-y

Keywords

Search

Navigation