Skip to main content
Log in

Real-time H.264/AVC baseline decoder implementation on TMS320C6416

  • Special Issue
  • Published:
Journal of Real-Time Image Processing Aims and scope Submit manuscript

Abstract

The H.264/AVC Advanced Video Coding standard (AVC) is poised to enable a wide range of applications. However, its increased complexity creates a big challenge for efficient software implementations. This work develops and optimises the H.264/AVC video decoder level two on the TMS320C6416 Digital Signal Processor (DSP) for video conference applications. In order to accelerate the decoding speed, several algorithmic optimisations have been ported to inverse entropy decoding and intra-prediction modules. The parallelism between algorithm execution and data transfers was fully exploited using Enhanced Direct Memory Access (EDMA) engine. Furthermore, based on the DSP architectural features, various core-specific optimisation techniques were adopted leading to an increase in speed by up to 70%. Intensive experimental tests prove that a real-time decoding on TMS320C6416 DSP running at 720 MHz is obtained for Common Intermediate Format resolution (CIF 352 × 288).

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24

Similar content being viewed by others

References

  1. Wiegand, T. (ed.): Draft ITU-T Recommendation H.264/AVC and Draft ISO/IEC 14496-10 AVC. In: Proceedings of Joint Video Team of ISO/IEC JTC1/SC29/WG11 & ITU-T SG16/Q.6 Doc. JVT-G050 (2003)

  2. ITU-T and ISO/IEC JTC1.: Generic coding of moving pictures and associated audio information—part 2: video. ITU-T Recommendation H.262—ISO/IEC 13818-2 (MPEG-2) (1994)

  3. ITU-T.: Video coding for low bitrate communications. ITU-T recommendation H.263. Version 1, Nov. 1995; version 2, Jan. 1998

  4. ISO/IEC JTC1.: Coding of audio-visual objects—part 2: visual. ISO/IEC 14496-2 (MPEG-4 Visual version 1), Apr. 1999; Amendment 1 (version 2), Feb. 2000; Amendment 4 (streaming profile), Jan. 2001

  5. Horowitz, M., Joch, A., Kossentini, F., Hallapuro, A.: H.264/AVC baseline profile decoder complexity analysis. In: Proceedings of IEEE Transactions on Circuits and Systems for Video Technology, pp. 704–716 (2003)

  6. Tung, Y.-S., Wang, S.-W., Tsai, C.-W., Yang, Y.-T., Wu, J.-L.: DSP-based multi-format video decoding engine for media adapter applications. In: Proceedings on IEEE Transactions on Consumer Electronics, vol. 51, Issue 1, pp. 273–280 (2005)

  7. Park, S., Lee, M., Kim, S., Sin, K.S., Kim, L., Cho, H., Jung, H., Lee, D.: VLSI implementation of H.264 video decoder for mobile multimedia application. In: Proceedings of ETRI Journal, vol. 28, No. 4, pp. 525–528 (2006)

  8. Wu, D., Hu, T., Liu, D.: A single scalar DSP based Programmable H.264 decoder. In: Proceedings of Swedish System on Chip Conference SSoCC (2005)

  9. Lee, S.H., Park, J.H., Kim, S.W., Ko, S.J., Kim, S.: Implementation of H.264/AVC decoder for mobile video applications. In: Proceedings of Asia and South Pacific Design Automation Conference, pp. 120–121 (2006)

  10. Moshe, Y., Peleg, N.: Implementations of H.264/AVC baseline decoder on different digital signal processors. In: Proceedings of 47th International Symposium ELMAR, pp. 37–40 (2005)

  11. Fiedler, M., Baumgart, R.: Implementation of a basic H.264/AVC decoder. In: Faculty of computer Sciences, Seminar Paper (2004)

  12. Ramadurai, V., Jinturkar, S., Moudgill, M., Glossner, J.: Implementation of H.264/AVC decoder on Sandblaster DSP. In: Proceedings of IEEE International Conference on Multimedia and Expo, ICME 5 (2005)

  13. Pescador, F., Garrido, M.J., Sanz, C., Juárez, E., Groba, A.M., Samper, D.: A real-time H.264/AVC BP decoder based on a DM642 DSP. In: Proceedings of IEEE International Conference on Signal Processing and Communications, pp. 1491–1494 (2007)

  14. Texas Instruments: TMS320C6000 peripherals reference guide. Literature Number: SPRU190D (2001)

  15. Texas Instruments: Writing DSP/BIOS device drivers for block I/O. Application report: SPRA802A (2003)

  16. Richardson, I.E.G.: H.264/AVC and MPEG4 video compression. Video coding for next generation multimedia, Wiley editor (2003)

  17. Wiegand, T., Sullivan, G.J., Bjontegaard, G., Luthra, A.: Overview of the H.264/AVC/AVC video coding standard. In: Proceedings of IEEE Transactions on Circuit and Systems for Video Technology, vol. 13, No. 7, pp. 560–576 (2003)

  18. Malavar, H., Hallapuro, A., Karczewicz, M., Kerofsky, L.: Low complexity transform and quantization in h.264/AVC. In: Proceedings of IEEE Transactions on Circuit and System for Video Technology, vol. 13, No. 7, pp. 598–603 (2003)

  19. Martínez Peiró, M.A., Ballester, F., Canals, J.A., Sifuentes, J.: ICT-2D of H.264/AVC implementation with embedded processor on FPGA. In: Proceedings of Eighth IASTED International Conference on Visualization, Imaging, and Image Processing, VIIP (2005)

  20. Zouch, W., Samet, A., Ben Ayed, M.A., Kossentini, F., Masmoudi, N.: Complexity analysis of intra prediction in H.264/AVC. In: Proceedings of the 16th International Conference on Microelectronics ICM, pp. 713–717 (2004)

  21. Rao Soon-kak Kwon, K.R., Tamhankar, A.: Overview of H.264/AVC/MPEG-4 Part 10. In: Proceedings of Journal of Visual Communication and Image Representation, vol. 17, No 2, pp 186–216 (2006)

  22. Werda, I., Chaouch, H., Samet, A., Ben Ayed M.A., Masmoudi, N.: Optimal DSP based integer motion estimation implementation for H.264/AVC baseline encoder. In: Proceedings of the International Arab Journal of Information Technology, vol. 7, No. 1, pp. 96–104 (2010)

  23. List, P., Joch, A., Lainema, J., Bjontegaard, G., Karczewicz, M.: Adaptive deblocking filter. In: Proceedings of IEEE Transaction on Circuit and Systems for Video Technology, vol. 13, pp. 614–619 (2003)

  24. Zhong, Y., Richardson, I., Miller, A., Zaho, Y.: Perceptual quality of H.264/AVC deblocking filter. In: Proceedings of IEEE International Conference on Visual Information Engineering, VIE, pp. 379–384 (2005)

  25. Werda, I., Ben Ayed, M.A., Masmoudi, N.: Filter process implementation for H.264/AVC encoder on the TMS320C6416 DSP. In: Proceedings of 4th International Multi-Conference on Systems, Signals & Devices, vol. 3 (2007)

  26. Texas Instruments: TMS320C6000 CPU and instruction set reference guide. Literature Number: SPRU189F (2000)

  27. Grandpierre, T., Sorel, Y.: From algorithm and architecture specification to automatic generation of distributed real-time executives: a seamless flow of graphs transformations. In: Proceedings of First ACM and IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE’03 (2003)

Download references

Acknowledgments

This work was conducted at ESIEE France and LETI Tunisia under cooperation number TMHESR96-2622-E-305. It was supported by a grant from Tunisian Ministry of higher education and scientific research.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Imen Werda.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Werda, I., Dammak, T., Grandpierre, T. et al. Real-time H.264/AVC baseline decoder implementation on TMS320C6416. J Real-Time Image Proc 7, 215–232 (2012). https://doi.org/10.1007/s11554-010-0181-6

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11554-010-0181-6

Keywords

Navigation