Abstract
The Kohonen Self-Organizing Map (K-SOM) has found applicability in a wide range of application areas. It has also proved to be successfully used in compressing digital images. The dominant point of the algorithm is that it is more suitable to realise in hardware platforms in order to speed up the overall operation. It, however, comes in exchange with the drawback of poorer resulting image quality compared to software implementation. This comes from the fact that both a codebook and a learning kernel within the hardware platform need to be approximated by an integer basis in order to limit the hardware utilization and speed up the execution time. In addition, the learning kernel which has a substantial impact on the quantized image quality is required to be a simple linear integer-based function. In this paper, we propose a hardware centric K-SOM quantizer algorithm which relies on a rational-based representation of the codebook and learning kernel. This extends the capability of the quantizer to accept an approximated non-linear learning kernel. The experimental results have proved that the quality of the outcome images is superior to predecessor implementations with an acceptable throughput and FPGA resource utilizations. The results show that the image quality, measured by the mean square error (MSE), has an average improvement ratio of 0.68 compared to the state-of-the-art integer representation K-SOM quantizer with respect to the standard test images while the proposed quantizer takes only 9% more of the FPGA resources.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Kanjanawanishkul, K., Uyyanonvara, B.: Novel fast colour reduction algorithm for time-constrained applications. J. Vis. Commun. Image Reconstr. 16(3), 311–332 (2005)
Kurdthongmee, W.: The hardware-based implementation of the colour palette generation stage of a colour image quantization algorithm. J. Microprocess. Microsyst. 30(5), 234–249 (2006)
Kurdthongmee, W.: Design and implementation of an FPGA-based multiple-colour LED display board. J. Microprocess. Microsyst. 29(7), 327–336 (2005)
Dekker, A.H.: Kohonen neural networks for optimal colour quantization. Network Comput. Neural Syst. 5(3), 351–367 (1994)
Pei, S.C., Lo, Y.S.: Colour image compression and limited display using self-organization Kohonen map. IEEE Trans. Circuits Syst. Video Technol. 8(2), 191–204 (1998)
Kohonen, T.: The self-organizing map. Proc. IEEE 78(9), 1464–1480 (1990)
Honkela, T.: Self-organizing maps in natural language processing. PhD thesis. Helsinki University of Technology. Espoo, Finland. http://www.cis.hut.fi/tho/thesis/
Nasrabadi, N.M., Feng, Y.: Vector quantization of images based upon Kohonen self-organizing feature maps. In: Proc. IEEE ICNN, pp 101–108 (1988)
Sudha, N.: An ASIC implementation of Kohonen’s map based colour image compression. J. Real-Time Imaging 10(1), 31–39 (2004)
Peiris, V., Hochet, B., Declercq, M.: Implementation of a fully parallel Kohonen map: a mixed analog digital approach, vol. 4. In: Proc. of IEEE World Congress on Computational Intelligence, Orlando, pp. 2064–2069 (1994)
Soudris, D., Zervas, N.D., Argyriou, A., Dasygenis, M., Tatas, K., Goutis, C.E., Thanailakis, A.: Data-reuse and parallel embedded architecture for low-power, real-time multimedia applications. In: Proceedings of 10th International Workshop PATMOS 1918, pp. 243–254 (2000)
Sudha, N., Srikanthan, T., Mailachalam, B.: A VLSI architecture for 3D self-organizing map based colour quantization and its FPGA implementation. J. Syst. Archit. 48(11–12), 337–352 (2003)
Kurdthongmee, W.: A novel Kohonen K-SOM-based image compression architecture suitable for moderate density FPGAs. J. Image Vis. Comput. 26(8), 1094–1105 (2008)
Kurdthongmee, W.: A novel hardware-oriented Kohonen K-SOM image compression algorithm and its FPGA implementation. J. Syst. Archit. 54(10), 983–994 (2008)
Campbell, A., Berglund, E., Streit, A.: Graphics hardware implementation of the parameter-less self organizing map. Lecture Notes in Computer Science, vol. 3578. Springer, Berlin, pp. 343–350 (2005)
Xilinx Inc., Xilinx’s Microblaze Processor FPU Datasheet. Online document from http://www.xilinx.com
Digilent Inc., XUP-V2Pro Board User Guide. Online document from http://www.digilentinc.com
Xilinx Inc., Xilinx’s XC2V1000 FPGA Datasheet. Online document from http://www.xilinx.com
Acknowledgments
This work was partially supported by Thailand Toray Science Foundation and Thailand’s National Electronics and Computer Technology Center (NECTEC) under the project: a study of fall-risk affecting motion/movement parameters and develop a neuron network-based adaptive fall-risk analyzer. This paper was proof-read by Assoc. Prof. Dr. David J. Harding of Walailak University, Thailand. The author would like to thank the anonymous reviewers for their comments on earlier versions of this paper. In addition, the author would like to thank Xilinx, Inc. for providing a free-of-charge Xilinx’s ISE 9.2i tools which were mainly used during the course of experimentations.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Kurdthongmee, W. Utilization of a rational-based representation to improve the image quality of a hardware-based K-SOM quantizer. J Real-Time Image Proc 6, 199–211 (2011). https://doi.org/10.1007/s11554-011-0199-4
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11554-011-0199-4