Abstract
Intra prediction algorithm in the recently developed high efficiency video coding (HEVC) standard has very high computational complexity. Therefore, in this paper, we propose pixel equality and pixel similarity based techniques for reducing amount of computations performed by HEVC intra prediction algorithm and, therefore, reducing energy consumption of HEVC intra prediction hardware. The proposed techniques significantly reduce the amount of computations performed by 4 × 4 and 8 × 8 luminance angular prediction modes with a small comparison overhead. Pixel equality based technique does not affect the PSNR and bit rate. Pixel similarity based technique increases the PSNR slightly for some video frames and it decreases the PSNR slightly for some video frames. We also designed and implemented a low energy HEVC intra prediction hardware for 4 × 4 and 8 × 8 angular prediction modes including the proposed techniques using Verilog HDL. The proposed techniques significantly reduce the energy consumption of this HEVC intra prediction hardware.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Bross, B., Han, W.J., Ohm, J.R., Sullivan, G.J., Wiegand, T.: High efficiency video coding (HEVC) text specification draft 6. JCTVC-H1003 (2011)
Correa, G., Assuncao, P., Agostini, L., Cruz, L. A. da S.: Complexity Scalability for real-time HEVC encoders. J Real Time Image Processing (2014)
Aksehir, Y., Erdayandi, K., Ozcan, T.Z., Hamzaoglu, I.: A low energy adaptive motion estimation hardware for H.264 multiview video coding. J Real Time Image Processing (2013)
Vanne, J., Viitanen, M., Hämäläinen, T.D., Hallapuro, A.: Comparative rate-distortion complexity analysis of HEVC and AVC video codecs. IEEE Trans Circuits Syst Video Technol 22(12), 1885–1898 (2012)
Kalali, E., Adibelli, Y., Hamzaoglu I.: A high performance and low energy intra prediction hardware for HEVC video decoding. In: Conference on design and architectures for signal and image processing (2012)
Parlak, M., Adibelli, Y., Hamzaoglu, I.: A novel computational complexity and power reduction technique for H.264 intra prediction. IEEE Trans Consum Electronics 54(4), 2006–2014 (2008)
Adibelli, Y., Parlak, M., Hamzaoglu, I.: Pixel similarity based computation and power reduction technique for H.264 intra prediction. IEEE Trans Consum Electron 56(2), 1079–1087 (2010)
Kalali, E., Adibelli, Y., Hamzaoglu I.: A high performance and low energy intra prediction hardware for high efficiency video coding. In: International Conference on field programmable logic and applications (2012)
McCann K., Bross B., Kim I.K., Sekiguchi S., Han W.J.: High efficiency video coding (HEVC) test model 5 encoder description. JCTVC-G1102 (2011)
Li, F., Shi, G., Wu, F.: An efficient VLSI architecture for 4 × 4 intra prediction in high efficiency video coding standard. In: IEEE Int. Conf. Image Processing (2011)
Bossen, F.: Common test conditions and software reference configurations. JCTVC-I1100 (2012)
Abramowski, A., Pastuszak, G.: A novel intra prediction architecture for the hardware HEVC encoder. In: 16th Euromicro Conference on Digital System Design (2013)
Zhou, N., Ding, D., Lu, Y.: On hardware architecture and processing order of HEVC intra prediction module. In: Pict. Coding Symp (2013)
Palomino, D., Sampaio, F., Agostini, L., Bampi, S., Susin, A.: A memory aware and multiplierless VLSI architecture for the complete intra prediction of the HEVC emerging standard. In: IEEE Int. Conf. Image Processing (2012)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Kalali, E., Adibelli, Y. & Hamzaoglu, I. A low energy intra prediction hardware for high efficiency video coding. J Real-Time Image Proc 15, 221–234 (2018). https://doi.org/10.1007/s11554-014-0471-5
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11554-014-0471-5