Abstract
This paper describes a new approximate transform for the high efficiency video coding (HEVC). A 8 × 8 discrete cosine transform (DCT) approximation is proposed and then down-sampled or expanded to generate the 4 × 4, 16 × 16, and 32 × 32 approximate matrices. The proposed 8 × 8 approximation is carried out in part by neighbourhood in order to take the advantage of adjacent pixels correlation of natural images. Hence, rather than approximating the odd basis vectors of DCT kernel by referring to their intrinsic values, we choose to quantize that by taking into account their signs and positions. The proposed approximation matrices respect the properties of transform matrices prescribed by HEVC like orthogonality and bit-length of the basis vector elements. Furthermore, they have nearly the same arithmetic complexity and hardware requirement as those of recently proposed related methods, but involve significantly less error energy. Moreover, a reconfigurable design based on the 8 × 8 approximation transform is proposed in order to allow the simultaneous computation of eight 4-, four 8-, two 16-, or one 32-point approximate DCTs. It is found that the reconfigurable design can involve nearly 26% less area-delay product (ADP) when compared with the separate non-reconfigurable designs. Experimental results obtained from FPGA prototype and HM simulations have demonstrated the advantages of the proposed transforms.
Access this article
Rent this article via DeepDyve
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11554-018-0768-x/MediaObjects/11554_2018_768_Fig1_HTML.gif)
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11554-018-0768-x/MediaObjects/11554_2018_768_Fig2_HTML.gif)
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11554-018-0768-x/MediaObjects/11554_2018_768_Fig3_HTML.gif)
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11554-018-0768-x/MediaObjects/11554_2018_768_Fig4_HTML.gif)
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11554-018-0768-x/MediaObjects/11554_2018_768_Fig5_HTML.gif)
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11554-018-0768-x/MediaObjects/11554_2018_768_Fig6_HTML.gif)
![](http://media.springernature.com/m312/springer-static/image/art%3A10.1007%2Fs11554-018-0768-x/MediaObjects/11554_2018_768_Fig7_HTML.gif)
Similar content being viewed by others
References
Sullivan, G., Ohm, J., Han, W.-J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video 22(12), 1649–1668 (2012)
Ju, C.C., Liu, T.M., Lee, K.B., Chang, Y.C., Chou, H.L., Wang, C.M., Wu, T.H., Lin, H.M., Huang, Y.H., Cheng, C.Y., Lin, T.A., Chen, C.C., Lin, Y.K., Chiu, M.H., Li, W.C., Wang, S.J., Lai, Y.C., Chao, P., Chien, C.D., Hu, M.J., Wang, P.H., Huang, Y.C., Chuang, S.H., Chen, L.F., Lin, H.Y., Wu, M.L., Chen, C.H.: A 0.5 nj/pixel 4 k H.265/HEVC codec lsi for multi-format smartphone applications. IEEE J. Solid State Circuits 51(1), 56–67 (2016)
Bossen, F., Bross, B., Suhring, K., Flynn, D.: HEVC complexity and implementation analysis. IEEE Trans. Circuits Syst. Video 22(12), 1685–1696 (2012)
Pastuszak, G., Abramowski, A.: Algorithm and architecture design of the H.265/HEVC intra encoder. IEEE Trans. Circuits Syst. Video 26(1), 210–222 (2016)
Jridi, M., Meher, P.K.: Scalable approximate dct architectures for efficient hevc-compliant video coding. IEEE Trans. Circuits Syst. Video 27(8), 1815–1825 (2017)
Jridi, M., Meher, P.K.: Scalable approximate dct architectures for efficient hevc-compliant video coding. IEEE Trans. Circuits Syst. I 27(8), 1815–1825 (2017)
Bouguezel, S., Ahmad, M., Swamy, M.: Binary discrete cosine and Hartley transforms. IEEE Trans. Circuits Syst. I 60(4), 989–1002 (2013)
Bouguezel, S., Ahmad, M., Swamy, M.: A novel transform for image compression. In: 2010 53rd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 509–512 (2010)
J.C.T. on Video Coding (JCT-VC) of ITU-T SG16 WP3, I. JTC1/SC29/WG11, Common test conditions and software reference configurations, Document:JCTVC-L1100 (2013)
Masera, M., Martina, M., Masera, G.: Adaptive approximated DCT architectures for HEVC. IEEE Trans. Circuits Syst. Video PP 99, 1–1 (2016)
Fuldseth, A., Bjntegaard, G., Budagavi, M., Sze, V.: JCTVC-G495, CE10: Core Transform Design for HEVC: Proposal for Current HEVC Transform [Online]. http://phenix.int-evry.fr/jct/doc_end_user/current_document.php?id=3752 (2011)
Budagavi, M., Fuldseth, A., Bjontegaard, G., Sze, V., Sadafale, M.: Core transform design in the high efficiency video coding (HEVC) standard. IEEE J. Sel. Top. Signal Process. 7(6), 1029–1041 (2013)
Chen, W.-H., Smith, C., Fralick, S.: A fast computational algorithm for the discrete cosine transform. IEEE Trans. Commun. 25(9), 1004–1009 (1977)
Wang, Z.: Reconsideration of “a fast computational algorithm for the discrete cosine transform”. IEEE Trans. Commun. 31(1), 121–123 (1983)
Britanak, P.Y.V., Rao, K.R.: Discrete Cosine and Sine Transforms: General Properties Fast Algorithms and Integer Approximations. Academic Press, Amsterdam (2006)
Haweel, T.I.: A new square wave transform based on the dct. Signal Process. 81(11), 2309–2319 (2001)
Raffin, E., Nogues, E., Hamidouche, W., Tomperi, S., Pelcat, M., Menard, D.: Low power HEVC software decoder for mobile devices. J. Real Time Image Process. 12(2), 495–507 (2016)
Chi, C.C., Alvarez-Mesa, M., Lucas, J., Juurlink, B., Schierl, T.: Parallel HEVC decoding on multi- and many-core architectures. J. Signal Process. Syst. 71(3), 247–260 (2013)
S. University of Southern California, I. P. Institute, USC-SIPI Image Database. http://sipi.usc.edu/database/
Bjontegaard, G.: Calculation of average PSNR differences between RD-curves, Doc. VCEG-M33 ITU-T Q6/16, Austin, TX, USA (2001)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Jridi, M., Alfalou, A. & Meher, P.K. Efficient approximate core transform and its reconfigurable architectures for HEVC. J Real-Time Image Proc 17, 329–339 (2020). https://doi.org/10.1007/s11554-018-0768-x
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11554-018-0768-x