Abstract
Delay optimization has recently attracted significant attention. However, few studies have focused on the delay optimization of mixed-polarity Reed-Muller (MPRM) logic circuits. In this paper, we propose an efficient delay optimization approach (EDOA) for MPRM logic circuits under the unit delay model, which can derive an optimal MPRM logic circuit with minimum delay. First, the simplest MPRM expression with the fewest number of product terms is obtained using a novel Reed-Muller expression simplification approach (RMESA) considering don’t-care terms. Second, a minimum delay decomposition approach based on a Huffman tree construction algorithm is utilized on the simplest MPRM expression. Experimental results on MCNC benchmark circuits demonstrate that compared to the Berkeley SIS 1.2 and ABC, the EDOA can significantly reduce delay for most circuits. Furthermore, for a few circuits, while reducing delay, the EDOA incurs an area penalty.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Wang X, Lu Y, Zhang Y. Power optimization in logic synthesis for mixed polarity Reed-Muller logic circuits. The Computer Journal, 2015, 58(6): 1307–1313
Liang H, Xia Y S, Qian L B, Huang C L. Low power 3-input AND/XOR gate design. Journal of Computer-Aided Design & Computer Graphics, 2015, 27(5): 940–945
He Z X, Xiao L M, Gu F, Xia T S, Su S B, Huo Z S, Zhang R, Zhang L B, Ruan L, Wang X. An efficient and fast polarity optimization approach for mixed polarity Reed-Muller logic circuits. Frontiers of Computer Science, 2017, 11(4): 728–742
Wang P J, Wang Z H, Xu R. Conversion algorithm for MPRM expansion. Journals of Semiconductors, 2014, 35(3): 150–155
Bu D L, Jiang J H. An efficient optimization algorithm for multi-output MPRM circuits with very large number of input variables. In: Proceedings of the 7th IEEE Joint International Conference on Information Technology and Artificial Intelligence. 2014, 228–232
Geetha V, Devarajan N, Neelakantan P N. OR-Bridging fault analysis and diagnosis for exclusive-OR sum of products Reed-Muller canonical circuits. Journal of Computer Science, 2011, 7(5): 744–748
Yang M, Tong J R, Lai J M. Optimisation of fixed polarity canonical or-coincidence expansions. Journal of Computers, 2013, 8(10): 2520–2526
Laskar N M, Sen R, Paul P K, Bbishnab K L. A survey on VLSI floorplanning: its representation and modern approaches of optimization. In: Proceedings of International Conference on Innovations in Information Embedded and Communication Systems. 2015, 1–9
Prakash A, Lal R K. PSO: an approach to multiobjective VLSI partitioning. In: Proceedings of International Conference on Innovations in Information, Embedded and Communication System. 2015, 1–7
Jang I, Kim J, Kim S Y. Accurate delay models of CMOS CML circuits for design optimization. Analog Integrated Circuits and Signal Processing, 2015, 82(1): 297–307
Severens B, Vansteenkiste E, Heyse K, Stroobandt D. Estimating circuit delays in FPGAs after technology mapping. In: Proceedings of International Conference on Field Programmable Logic and Applications. 2015, 1–4
Liu Y F, Shelar R S, Hu J. Simultaneous technology mapping and placement for delay minimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011, 30(3): 416–426
Almaini A E A. Electronic Logic Systems. New York: Prentice-Hall, 1994
Yang M, Almaini A E A, Wang P J. FPGA placement optimization by two-step unified genetic algorithm and simulated annealing algorithm. Journal of Electronics, 2006, 23(4): 632–636
Yu H Z, Jiang Z D, Wang P J, Li K P. GA-DTPSO algorithm and its application in area optimization of mixed polarity XNOR/OR circuits. Journal of Computer-Aided Design & Computer Graphics, 2015, 27(5): 946–952
Liang H, Xia Y S, Wang S H, Qian L B. A novel low power threeinput OR/XNOR gate design. Journal of Low Power Electronics, 2014, 10(3): 342–346
Tan E C, Chia C Y,Wong K K. Reed-Muller versus traditional Boolean circuit implementation. In: Proceedings of IEEE Region International Conference on Microelectronics and VLSI. 1995, 175–178
Shahana T K, James R K, Jacob K P, Sasi S. Automated synthesis of delay-reduced Reed-Muller universal logic module. In: Proceedings of NORCHIP Conference. 2005, 90–93
Vijayakumari C K, Mythili P, James R K, Kumar S A. Optimal design of combinational logic circuits using genetic algorithm and Reed-Muller universal logic modules. In: Proceedings of International Conference on Embedded Systems. 2014, 1–6
Wang P J, Wang Z H. Delay and area optimization for FPRM circuits by FDDs. Journal of Xidian University, 2013, 40(1): 135–140
Wang Z H, Wang P J, Yu H Z, Zhang H H. Delay and area optimization for FPRM circuits based on PSO algorithm. Journal of Circuits and Systems, 2012, 17(5): 75–80
Wang P J, Wang Z H, Chen Y W, Li H. Searching the best polarity for fixed polarity Reed-Muller circuits based on delay model. Journal of Zhejiang University (Engineering Science), 2013, 47(2): 361–367
Sampson M, Kalathas M, Voudouris D, Papakonstantinou G. Exact ESOP expansion for incompletely specified functions. Integration, 2012, 45(2): 197–204
Jassani B A, Almaini A E A, Urquhart N. Minimization of incompletely specified mixed polarity Reed-Muller functions using genetic algorithm. In: Proceedings of International Conference on Signals, Circuits and Systems. 2009, 1–6
DEBNATH D, SASAO T. Exact minimization of FPRMs for incompletely specified functions by using MTBDDs. IEICE Transactions on Fundamentals of Electronics, Communications and Computer, 2005, 88(12): 3332–3341
Wang D S, Wang P J, Sun F, Yu H Z. Fixed-polarity conversions for logic functions include don’t care terms. Journal of Circuits and Systems, 2013, 18(1): 117–121
Wang D S, Wang P J. Algorithms about minimization of MPRM expansions including don’t care terms. Journal of Zhejiang University (Science Edition), 2014, 41(1): 38–43
Fujita M, Murgai R. Delay estimation and optimization of logic circuits: a survey. In: Proceedings of Asia and South Pacific Design Automation Conference. 1997, 25–30
Zhang X L, Zuo G C, Yang J. Solving travelling salesman problem by genetic algorithm with heuristic mutation strategy. Computer Applications and Software, 2010, 27(3): 237–240
Varma D, Trachtenberg E A. Computation of Reed-Muller expansions of incompletely specified Boolean functions from reduced representations. IEE Proceedings E (Computer and Digital Techniques), 1991, 138(2): 85–92
Almaini A E A, Mckenzie L. Tabular techniques for generating kronecker expansions. IEE Proceedings — Computers and Digital Techniques, 1996, 143(4): 205–212
Yang M, Xu H Y, Almaini A E A. Optimization of mixed polarity Reed-Muller functions using genetic algorithm. In: Proceedings of International Conference on Computer Research and Development. 2011, 293–296
Acknowledgements
This work was supported by the National Natural Science Foundation of China (Grant Nos. 61370059 and 61232009), Beijing Natural Science Foundation (4152030), Fundamental Research Funds for the Central Universities (YWF-15-GJSYS-085, YWF-14-JSJXY-14), Open Project Program of National Engineering Research Center for Science & Technology Resources Sharing Service (Beihang University), the fund of the State Key Laboratory of Computer Architecture (CARCH201507), and the fund of the State Key Laboratory of Software Development Environment (SKLSDE-2016ZX-13).
Author information
Authors and Affiliations
Corresponding author
Additional information
Zhenxue He is a PhD candidate in the School of Computer Science and Engineering, Beihang University, China. His research interests include low power integrated circuit design and optimization, multiple-valued logic circuits and computer aided design. He is amember of ACM and China Computer Federation.
Limin Xiao is a professor of the School of Computer Science and Engineering, Beihang University, China. He is a senior membership of China Computer Federation. His main research areas are computer architecture, computer system software, high performance computing, virtualization and cloud computing.
Fei Gu is a PhD candidate in the School of Computer Science and Engineering, Beihang University, China. He received his MS degree in computer science and technology from Nanjing University of Aeronautics and Astronautics, China in 2014 and BS in software engineering from Yangzhou University, China in 2011. His research focuses on sensor network, healthcare system and data mining.
Li Ruan is a lecturer of the School of Computer Science and Engineering, Beihang University, China. She is a senior member of China Computer Federation. Her main research areas are virtualization and cloud computing, computer system software, and high performance computer.
Zhisheng Huo is a PhD candidate in the School of Computer Science and Technology, Beihang University, China. He received his MS degree from the College of Computer Science, Shenyang Aerospace University, China in 2012. His research focuses on big data storage and distributed storage system.
Mingzhe Li is a master candidate in the School of Electronic and Information, Beihang University, China. He received the BS degree in electronic information engineering from Yanshan University, China in 2015. His research focuses on power and area optimization of integrated circuit.
Mingfa Zhu is a professor of the School of Computer Science and Engineering, Beihang University, China. He is a senior member of China Computer Federation. His main research areas are in computer architecture, parallel computing, high performance computer system and network, and artificial intelligence.
Longbing Zhang is an associate professor in Institute of Computing Technology, Chinese Academy of Sciences, China. He is the associate director of Research Center for Microprocessor. His research focuses on microprocessor design and parallel processing.
Rui Liu is an associated professor of the School of Computer Science and Engineering, Beihang University, China. His main research interests include e-Science, data management and data mining, and Web information retrieval.
Xiang Wang is a professor of the School of Electronic and Information Engineering, Beihang University, China. He is a senior member of Chinese Institute of Electronics and Chinese Society of Micro-nano Technology. His main research areas are in very large scale integration, micro-nano system, genetic circuits and aerospace information networks.
Electronic supplementary material
Rights and permissions
About this article
Cite this article
He, Z., Xiao, L., Gu, F. et al. EDOA: an efficient delay optimization approach for mixed-polarity Reed-Muller logic circuits under the unit delay model. Front. Comput. Sci. 13, 1102–1115 (2019). https://doi.org/10.1007/s11704-017-6279-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11704-017-6279-2