Skip to main content
SpringerLink
Log in

ASELGPU: FPGA-based OpenGL SC compatible DO-254 certifiable graphics processor engine

  • Original Paper
  • Published:
Signal, Image and Video Processing Aims and scope Submit manuscript

Abstract

In modern aircraft cockpits, display units are used for human-computer interactions, such as Primary Flight Display (PFD). Development of these safety-critical units is liable to avionic standards such as DO-254, which must be satisfied for an aircraft’s electronic hardware. In this paper, we propose DO-254 compliant OpenGL Secure Library (SC) 1.1 implemented purely in Hardware Description Language (HDL) for graphical processing units used in aircraft: ASELGPU. ASELGPU is an FPGA-based, scalable, low-latency, fully parallel architecture that supports full OpenGL pipeline, including fixed-point vertex processing, rasterization, texture mapping, and frame buffering. Additionally, ASELGPU contains a highly efficient caching mechanism for texture mapping, and parallel rasterization for geometric primitives. Our architecture provides the generation of different kinds of avionics displays such as PFD, and 2D/3D map at high resolution and frame rates through various digital video interfaces such as Display Port, A818, and HD-SDI.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8

Similar content being viewed by others

Data availability

The data that support the findings of this study are available from the corresponding author, Eral, G., upon reasonable request.

References

  1. Santosh Kumar, P., Nanda, M., Rajshekhar Rao, P., Jose, L.K.: Model based approach for design and development of avionics display application. In: Advances in Decision Sciences, Image Processing, Security and Computer Vision, pp. 444–451. Springer, Cham (2020)

    Chapter  Google Scholar 

  2. Fletcher, M., Huffman, D.: Panoramic cockpit displays for tactical military cockpits. In: Three-Dimensional Imaging, Visualization, and Display 2010 and Display Technologies and Applications for Defense, Security, and Avionics IV, vol. 7690, pp. 326–332. SPIE (2010)

  3. Board, N.T.S.: Introduction of glass cockpit avionics into light aircraft. Safety Study (2010)

  4. Wang, L., Wang, Y., Chen, Y.: Survey on introducing touch-screen into civil aircraft cockpit: Opinions of aircraft designers and pilots. In: CSAA/IET International Conference on Aircraft Utility Systems (AUS 2018), pp. 1260–1265. IET (2018)

  5. Hall, C., Knaus, C.: OpenGL R Es Safety Critical Profile Specification Version 1.0. The Khronos Group Inc. https://www.khronos.org/registry/OpenGL/specs/sc/opengles_sc_spec_1_0.pdf (2009)

  6. Bresenham, J.E.: Algorithm for computer control of a digital plotter. IBM Syst. J. 4(1), 25–30 (1965). https://doi.org/10.1147/sj.41.0025

    Article  Google Scholar 

  7. Barladian, B.K., Voloboy, A.G., Galaktionov, V.A., Knyaz, V., Koverninskii, I., Solodelov, Y.A., Frolov, V.A., Shapiro, L.Z.: Efficient implementation of opengl sc for avionics embedded systems. Program. Comput. Softw. 44(4), 207–212 (2018)

    Article  Google Scholar 

  8. Qasaimeh, M., Zambreno, J., Jones, P.H., Denolf, K., Lo, J., Vissers, K.: Analyzing the energy-efficiency of vision kernels on embedded cpu, gpu and fpga platforms. In: 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 336–336. IEEE Computer Society (2019)

  9. Jin, K.-C., Lee, K.-S., Kim, G.-H.: High-speed fpga-gpu processing for 3d-oct imaging. In: 2017 3rd IEEE International Conference on Computer and Communications (ICCC), pp. 2085–2088. IEEE (2017)

  10. Mittal, S., Vetter, J.S.: A survey of methods for analyzing and improving gpu energy efficiency. ACM Comput. Surv. (CSUR) 47(2), 1–23 (2014)

    Article  Google Scholar 

  11. Quraishi, M.H., Tavakoli, E.B., Ren, F.: A survey of system architectures and techniques for fpga virtualization. IEEE Trans. Parallel Distrib. Syst. 32(9), 2216–2230 (2021)

    Article  Google Scholar 

  12. Hu, N., Zhou, X., Li, X., Wang, C.: 3d waveform oscilloscope implemented on coupled fpga-gpu embedded system. In: 2018 5th International Conference on Information Science and Control Engineering (ICISCE), pp. 1–5. IEEE (2018)

  13. Wang, T., Wang, C., Zhou, X., Chen, H.: A Survey of FPGA Based Deep Learning Accelerators: Challenges and Opportunities. arXiv (2019). https://doi.org/10.48550/ARXIV.1901.04988. https://arxiv.org/abs/1901.04988

  14. Hu, Y., Liu, Y., Liu, Z.: A survey on convolutional neural network accelerators: Gpu, fpga and asic. In: 2022 14th International Conference on Computer Research and Development (ICCRD), pp. 100–107. IEEE (2022)

  15. Seng, K.P., Lee, P.J., Ang, L.M.: Embedded intelligence on fpga: survey, applications and challenges. Electronics 10(8), 895 (2021)

    Article  Google Scholar 

  16. Mittal, S.: A survey of fpga-based accelerators for convolutional neural networks. Neural Comput. Appl. 32(4), 1109–1139 (2020)

    Article  Google Scholar 

  17. Jiang, H., Wang, X., Zhu, M., Guo, F.: Designed and implemented of graphics rasterization algorithm with fpga. In: IET International Communication Conference on Wireless Mobile and Computing (CCWMC 2011), pp. 325–328. (2011). https://doi.org/10.1049/cp.2011.0902

  18. Singh, S., Bellec, P.: Virtual hardware for graphics applications using fpgas. In: Proceedings of IEEE Workshop on FPGA’s for Custom Computing Machines, pp. 49–58. (1994). https://doi.org/10.1109/FPGA.1994.315598

  19. Liu, Y.: A novel mesa-based opengl implementation on an fpga-based embedded system. In: 2014 International Conference on Audio, Language and Image Processing, pp. 78–83. (2014). https://doi.org/10.1109/ICALIP.2014.7009761

  20. Zemcik, P., Herout, A., Crha, L., Fucik, O., Tupec, P.: Particle rendering engine in dsp and fpga. In: Proceedings. 11th IEEE International Conference and Workshop on the Engineering of Computer-Based Systems, 2004, pp. 361–368. IEEE (2004)

  21. Kim, K., Cho, S., Park, S., et al.: Implementation of 3d graphics accelerator using full pipeline scheme on fpga. In: 2008 International SoC Design Conference, vol. 2, p. 97. IEEE (2008)

  22. Guo, F., Wan, W., Zhang, W., Feng, X.: Research of graphics acceleration based on embedded system. In: 2012 International Conference on Audio, Language and Image Processing, pp. 1120–1124. IEEE (2012)

  23. Li, X., Wang, X., Sun, R.: Real-time 3d graphics for mobile devices on reconfigurable hardware. In: IET International Conference on Smart and Sustainable City 2013 (ICSSC 2013), pp. 471–475. IET (2013)

  24. Beasley, A.E., Clarke, C.T., Watson, R.J.: An opengl compliant hardware implementation of a graphic processing unit using field programmable gate array-system on chip technology. 14(1), (2020). https://doi.org/10.1145/3410357

Download references

Funding

The authors disclosed receipt of the following financial support for the research, authorship, and/or publication of this article: This work was supported by Aselsan, Turkey.

Author information

Authors and Affiliations

  1. ASELSAN Inc., Ankara, 06750, Türkiye

    Göksan Eral, Cudi Kılınç, Erdem Safa Akkul & Cemil Kızılöz

Authors
  1. Göksan Eral
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Cudi Kılınç
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Erdem Safa Akkul
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Cemil Kızılöz
    View author publications

    You can also search for this author in PubMed Google Scholar

Contributions

All authors contribute the design, analyzing and testing phases equally.

Corresponding author

Correspondence to Göksan Eral.

Ethics declarations

Conflict of interest

Not applicable

Ethical approval

Not applicable

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Eral, G., Kılınç, C., Akkul, E.S. et al. ASELGPU: FPGA-based OpenGL SC compatible DO-254 certifiable graphics processor engine. SIViP 17, 1607–1613 (2023). https://doi.org/10.1007/s11760-022-02370-5

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11760-022-02370-5

Keywords

Search

Navigation