Skip to main content

Advertisement

Springer Nature Link
Log in

Enabling self-adaptability of small scale and large scale security systems using dynamic partial reconfiguration

  • Original Research
  • Published:
Journal of Ambient Intelligence and Humanized Computing Aims and scope Submit manuscript

Abstract

The application areas of field programmable gate arrays (FPGAs) are increasing due to its hardware acceleration and reprogrammable features. From large-scale computation systems like cloud, aerospace, and defence to small-scale computation systems like home automation and mobile phones, the dynamic partial reconfiguration property is found to be attractive to design adaptive systems for self-reconfiguration and self-healing. The article presents two self- adaptive security systems for small scale as well as for large-scale systems. The security system is designed to include encryption accelerators and hash code generation accelerators. The security system designed for small-scale systems saves space and power using hardware adaptation by loading or creating only the required accelerator during execution of the application. It uses light weight cryptographic algorithms. A second design for large-scale systems focuses on getting more throughput by allocating more resources to the required accelerator at runtime. Two designs are created for hardware adaptation based on the accelerator requirement at runtime. Proposed adaptive design for small-scale systems achieved 68.50% decrease in resource consumption and design for large-scale systems achieved 25.93% more throughput than the best existing implementations.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17

Similar content being viewed by others

Explore related subjects

Discover the latest articles, news and stories from top researchers in related subjects.

References

  • Ahmad A, Krill B, Amira A, Rabah H (2010) Efficient architectures for 3D HWT using dynamic partial reconfiguration. J Syst Archit 56(8):305–316

    Article  Google Scholar 

  • Ahmad R, Manaf AA, Ismail W (2016) Development of an improved power-throughput Blowfish algorithm on FPGA. In: Signal processing and its applications (CSPA), 2016 IEEE 12th international colloquium on. IEEE, pp 237–241

  • Akoglu A, Sreeramareddy A, Josiah JG (2009) FPGA based distributed self healing architecture for reusable systems. Clust Comput 12(3):269–284

    Article  Google Scholar 

  • Ali MM, Arun R, Saravanan S (2012) Runtime partial reconfiguration of FPGAs for DSP applications. Procedia Eng 30:514–518

    Article  Google Scholar 

  • Asiatici M, George N, Vipin K, Fahmy SA, Ienne P (2017) Virtualized execution runtime for FPGA accelerators in the cloud. IEEE Access 5:1900–1910

    Article  Google Scholar 

  • Bogdanov A, Knudsen LR, Leander G, Paar C, Poschmann A, Robshaw MJ, Vikkelsoe C (2007) PRESENT: an ultra-lightweight block cipher. In: International workshop on cryptographic hardware and embedded systems. Springer, Berlin, pp 450–466

  • Bossuet L, Fischer V, Gaspar L, Torres L, Gogniat G (2015) Disposable configuration of remotely reconfigurable systems. Microprocess Microsyst 39(6):382–392

    Article  Google Scholar 

  • Chatterjee SR, Majumder S, Pramanik B, Chakraborty M (2014) FPGA implementation of pipelined Blowfish algorithm. In: Electronic system design (ISED), 2014 fifth international symposium on. IEEE, pp 208–209

  • Chellam MB, Natarajan R (2018) AES hardware accelerator on FPGA with improved throughput and resource efficiency. Arab J Sci Eng 43(12):6873–6890

    Article  Google Scholar 

  • Farashahi RR, Rashidi B, Sayedi SM (2014) FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm. Microelectron J 45(8):1014–1025

    Article  Google Scholar 

  • García R, Algredo-Badillo I, Morales-Sandoval M, Feregrino-Uribe C, Cumplido R (2014) A compact FPGA-based processor for the Secure Hash Algorithm SHA-256. Comput Electr Eng 40(1):194–202

    Article  Google Scholar 

  • Guerrieri A, Kashani-Akhavan S, Lombardi P, Belhadj B, Ienne P (2018) A dynamically reconfigurable platform for high-performance and low-power on-board processing. In: 2018 NASA/ESA conference on adaptive hardware and systems (AHS). IEEE, pp 74–81

  • Guo J, Peyrin T, Poschmann A (2011) The PHOTON family of lightweight hash functions. In: Annual cryptology conference. Springer, Berlin, pp 222–239

  • Hauck S, DeHon A (2010) Reconfigurable computing: the theory and practice of FPGA-based computation, vol 1. Morgan Kaufmann

  • Hori Y, Satoh A, Sakane H, Toda K (2008) Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems. In: Field programmable logic and applications, 2008. FPL 2008. International conference on. IEEE, pp 23–28

  • Hori Y, Katashita T, Satoh A (2012) Tackling the security issues of FPGA partial reconfiguration with physical unclonable functions. In: Proceedings of the international conference on engineering of reconfigurable systems and algorithms (ERSA) (p. 1). The Steering Committee of the World Congress in Computer Science, Computer Engineering and Applied Computing (WorldComp)

  • Kilts S (2007) Advanced FPGA design: architecture, implementation, and optimization. Wiley, New York

    Book  Google Scholar 

  • Koch D (2012) Partial Reconfiguration on FPGAs: architectures, tools and applications, vol 153. Springer Science & Business Media, New York

    Google Scholar 

  • Krill B, Ahmad A, Amira A, Rabah H (2010) An efficient FPGA-based dynamic partial reconfiguration design flow and environment for image and signal processing IP cores. Signal Process Image Commun 25(5):377–387

    Article  Google Scholar 

  • Lattuada M, Ferrandi F, Perrotin M (2017) Data transfers analysis in computer assisted design flow of FPGA accelerators for aerospace systems. IEEE Trans Multi-Scale Comput Syst 4(1):3–16

    Article  Google Scholar 

  • Lifa A, Eles P, Peng Z (2016) A reconfigurable framework for performance enhancement with dynamic FPGA configuration prefetching. IEEE Trans Comput Aided Des Integr Circuits Syst 35(1):100–113

    Article  Google Scholar 

  • Manjith BC, Ramasubramanian N (2020) Securing AES accelerator from key-leaking trojans on FPGA. Int J Embed Real Time Commun Syst 11(3):84–105

    Article  Google Scholar 

  • Manjith BC, Kokila J, Natarajan R (2017) Adaptive dynamic partial reconfigurable security system. In: International conference on next generation computing technologies. Springer, Singapore, pp 430–439

  • Nguyen TT, Nguyen VC, Huynh TV, Luong QYH, Dang TH (2018) Performance enhancement of encryption and authentication IP cores for IPSec based on multiple-core architecture and dynamic partial reconfiguration on FPGA. In: Recent advances in signal processing, telecommunications and computing (SigTelCom), 2018 2nd international conference on. IEEE, pp 126–131

  • Niu Y, Wu L, Wang L, Zhang X, Xu J (2011) A configurable ipsec processor for high performance in-line security network processor. In: Computational intelligence and security (CIS), 2011 seventh international conference on. IEEE, pp 674–678

  • Pamula D, Ziebinski A (2009) Hardware implementation of the MD5 algorithm. IFAC Proc Volumes 42(1):45–50

    Article  Google Scholar 

  • Partial Reconfiguration Controller v1.0 (2016) LogiCORE IP Product Guide, Vivado Design Suite PG193. https://www.xilinx.com/support/documentation/ip_documentation/prc/v1_0/pg193-partial-reconfiguration-controller.pdf Accessed 25 Jan 2020

  • Pham TH, Fahmy SA, McLoughlin IV (2017) An end-to-end multi-standard OFDM transceiver architecture using FPGA partial reconfiguration. IEEE Access 5:21002–21015

    Article  Google Scholar 

  • Qi H, Ayorinde O, Calhoun BH (2017) An ultra-low-power FPGA for IoT applications. In: 2017 IEEE SOI-3D-subthreshold microelectronics technology unified conference (S3S). IEEE, pp 1–3

  • Raikovich T, Fehér B (2010) Application of partial reconfiguration of FPGAs in image processing. In: Ph.D. research in microelectronics and electronics (PRIME), 2010 Conference on. IEEE, pp 1–4

  • Rani LU, Jagajothi G, Selvan PT (2015) Digital filter for real-time impulse noise suppression in video processing using dynamic partial reconfiguration technique. In: Control communication and computing India (ICCC), 2015 international conference on 2015 Nov 19. IEEE, pp 433–436

  • Reddy SK, Sakthivel R, Praneeth P (2011) VLSI implementation of AES crypto processor for high throughput. Int J Adv Eng Sci Technol 6(1):022–026

    Google Scholar 

  • Rivest RL (1994) The RC5 encryption algorithm. In: International workshop on fast software encryption. Springer, Berlin, pp 86–96

  • Sakthivel R, Vanitha M, Kittur HM (2014) Low power high throughput reconfigurable stream cipher hardware VLSI architectures. Int J Inf Comput Secur 6(1):1–11

    Google Scholar 

  • Salah K (2017) An area efficient multi-mode memory controller based on dynamic partial reconfiguration. In: 2017 8th IEEE annual information technology, electronics and mobile communication conference (IEMCON), Vancouver, BC, Canada, 2017, pp 328–331

  • Salman A, Rogawski M, Kaps JP (2011) Efficient hardware accelerator for IPSec based on partial reconfiguration on Xilinx FPGAs. In: Reconfigurable computing and FPGAs (ReConFig), 2011 international conference on. IEEE, pp 242–248

  • Salvador R, Otero A, Mora J, de la Torre E, Riesgo T, Sekanina L (2012) Implementation techniques for evolvable HW systems: Virtual vs. dynamic reconfiguration. In: Field programmable logic and applications (FPL), 2012 22nd international conference on. IEEE, pp 547–550

  • Shahbazi K, Eshghi M, Mirzaee RF (2017) Design and implementation of an ASIP-based cryptography processor for AES, IDEA, and MD5. Eng Sci Technol Int J 20(4):1308–1317

    Google Scholar 

  • Singh S, Sharma PK, Moon SY, Park JH (2017) Advanced lightweight encryption algorithms for IoT devices: survey, challenges and solutions. J Ambient Intell Human Comput. https://doi.org/10.1007/s12652-017-0494-4

    Article  Google Scholar 

  • Soliman S, Jaela MA, Abotaleb AM, Hassan Y, Abdelghany MA, Abdel-Hamid AT, Mostafa H (2019) FPGA implementation of dynamically reconfigurable IoT security module using algorithm hopping. Integration 68:108–121

    Article  Google Scholar 

  • Stallings W, Tahiliani MP (2014) Cryptography and network security: principles and practice, vol 6. Pearson, London

    Google Scholar 

  • Suresh M, Neema M (2016) Hardware implementation of Blowfish algorithm for the secure data transmission in internet of things. Procedia Technol 25:248–255

    Article  Google Scholar 

  • Taherkhani S, Ever E, Gemikonakli O (2010) Implementation of non-pipelined and pipelined data encryption standard (DES) using Xilinx Virtex-6 FPGA technology. In: Computer and information technology (CIT), 2010 IEEE 10th international conference on. IEEE, pp 1257–1262

  • Tarafdar N, Eskandari N, Lin T, Chow P (2017) Designing for FPGAs in the cloud. IEEE Des Test 35(1):23–29

    Article  Google Scholar 

  • Teubner J, Woods L (2013) Data processing on FPGAs. Synth Lectures Data Manag 5(2):1–118

    Article  Google Scholar 

  • Toshitsugu S, Makoto M, Bai X, Sugibayashi T, Tada M (2018) Reducing the power consumption and increasing the performance of IoT devices by using NanoBridge-FPGA. NEC Tech J 13(1):93–97

    Google Scholar 

  • Vanitha M, Sakthivel R (2012) Highly secured high throughput VLSI architecture for AES algorithm. In: 2012 international conference on devices, circuits and systems (ICDCS). IEEE, pp 403–407

  • Vivado Design Suite User Guide Partial Reconfiguration, UG909 (v2016.1) (2016). https://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug909-vivado-partial-reconfiguration.pdf. Accessed 25 Jan 2020

  • Vivado Design Suite User Guide: Design Flows Overview—Xilinx. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_3/ug892-vivado-design-flows-overview.pdf. Accessed 25 Jan 2020

  • Vivado Design Suite User Guide: Using Constraints (UG903)—Xilinx. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_1/ug903-vivado-using-constraints.pdf. Accessed 25 Jan 2020

  • Wang H, Bai G, Chen H (2010) A gbps ipsec ssl security processor design and implementation in an FPGA prototyping platform. J Signal Process Syst 58(3):311–324

    Article  Google Scholar 

  • Wang Z, Yao Y, Tong X, Luo Q, Chen X (2019) Dynamically reconfigurable encryption and decryption system design for the internet of things information security. Sensors 19(1):143

    Article  Google Scholar 

  • Wisniewski R, Bazydlo G, Gomes L, Costa A (2017) Dynamic partial reconfiguration of concurrent control systems implemented in FPGA devices. IEEE Trans Ind Inform 13(4):1734–1741

    Article  Google Scholar 

  • Yao Y, Wang Z, Chen X, Tong X, Luo Q (2018) A dynamic reconfigurable design of multiple cryptographic algorithms based on FPGA. In: 2018 IEEE international conference on smart internet of things (SmartIoT). IEEE, pp 105–110

Download references

Author information

Authors and Affiliations

  1. Computer Science and Engineering Department, Indian Institute of Information Technology, Kottayam, Kerala, India

    B. C. Manjith

  2. Computer Science and Engineering Department, Indian Institute of Information Technology, Tiruchirappalli, Tamil Nadu, India

    R. Dhanalakshmi

Authors
  1. B. C. Manjith
    View author publications

    You can also search for this author inPubMed Google Scholar

  2. R. Dhanalakshmi
    View author publications

    You can also search for this author inPubMed Google Scholar

Corresponding author

Correspondence to B. C. Manjith.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Manjith, B.C., Dhanalakshmi, R. Enabling self-adaptability of small scale and large scale security systems using dynamic partial reconfiguration. J Ambient Intell Human Comput 12, 9387–9403 (2021). https://doi.org/10.1007/s12652-020-02658-9

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12652-020-02658-9

Keywords