Abstract
In the modern applications there are lot of computing resources starting from Central Processing Units, Networks on Chips to Field Programmable Gate Arrays, each catering various types of operations. These factors motivate this research, to exploit 16-bit High Performance Variable Accuracy Reconfigurable Adder (HPVARA) and High Performance Error Tolerant Adder (HPETA-III) which are used extensively in many computing architectures for hybrid and error tolerant applications. The simulation based research outcome of the proposed HPVARA structure shows 13.69%, 15.95%, 9.82%, 22.53%, 13.56% improved Area Delay Product and 12.15%, 11.86%, 8.74%, 15.12%, 14.96% improved Power Delay Product with the computational outputs varying between 91.788% and 100% with the input operand pair compared to the existing ACA-I, ACA-II, GDA, VARA4 and conventional CSLA architectures. The second part of the research is focused on optimizing the design of the High Performance Error Tolerant Adder (HPETA-III). The proposed HPETA-III design performance is evaluated to offer a savings of logic gate count ranges from 268, 212, 173, 184, 196, 172, 68, 76, 60, 21 with respect to CSLA, VARA4, HSSSA, SAET-CSLA, ETCSLA, HSETA, HPETA-I, HPETA-II, CEETA, CEETA1 architectures respectively and also interesting results have been observed with reduced power, delay, PDP and ADP.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Data availability
The program codes of the proposed designs generated during the current study are available from the corresponding author on reasonable request.
References
Bedrij OJ (1962) Carry-select adder. IRE Trans Electron Comput 11:340–346. https://doi.org/10.1109/IRETELC.1962.5407919
Garg B, Dutt S, Sharma GK (2016) Bit-width-aware constant-delay run-time accuracy programmable adder for error-resilient applications. Microelectron J 50:1–7. https://doi.org/10.1016/j.mejo.2016.01.002
Geetha S, Amritvalli P (2017) High speed error tolerant adder for multimedia applications. J Electron Test 33(5):675–688. https://doi.org/10.1007/s10836-017-5680-y
Gupta V, Mohapatra D, Raghunathan A, Roy K (2012) Low-power digital signal processing using approximate adders. IEEE Trans Comput Aided Des Integr Circuits Syst 32(1):124–137. https://doi.org/10.1109/TCAD.2012.2217962
Hu J, Li Z, Yang M, Huang Z, Qian W (2019) A high-accuracy approximate adder with correct sign calculation. Integration 65:370–388. https://doi.org/10.1016/j.vlsi.2017.09.003
Jothin R, Vasanthanayaki C (2016) High performance significance approximation error tolerance adder for image processing applications. J Electron Test 32(3):377–383. https://doi.org/10.1007/s10836-016-5587-z
Jothin R, Vasanthanayaki C (2017) High speed energy efficient static segment adder for approximate computing applications. J Electron Test 33(1):125–132. https://doi.org/10.1007/s10836-016-5634-9
Jothin R, Vasanthanayaki C (2018) High performance error tolerant adders for image processing applications. IETE J Res 67(2):205–216. https://doi.org/10.1080/03772063.2018.1535920
Jothin R, Vasanthanayaki C (2019) Low-power reconfigurable adders for variable accuracy hybrid applications. J Emerg Technol Web Intell 6:117–129
Jothin R, Vasanthanayaki C (2020) High performance four segment error tolerant adder for 8-bit pixel depth image processing applications. J Signal Process Syst 92:693–703. https://doi.org/10.1007/s11265-020-01528-z
Jothin R, Mohamed MP, Vasanthanayaki C (2020) High performance compact energy efficient error tolerant adders and multipliers for 16-bit image processing applications. Microprocess Microsyst 78:103237. https://doi.org/10.1016/j.micpro.2020.103237
Kahng AB, Kang S (2012) Accuracy-configurable adder for approximate arithmetic designs. In: Proceedings of the 49th Annual Design Automation Conference, pp 820–825. https://doi.org/10.1145/2228360.2228509
Karthikeyan S, Jagadeeswari M (2020) Performance improvement of elliptic curve cryptography system using low power, high speed 16 × 16 Vedic multiplier based on reversible logic. J Ambient Intell Humaniz Comput. https://doi.org/10.1007/s12652-020-01795-5
Mehrabani YS, Mirzaee RF, Zareei Z, Daryabari SM (2017) A novel high-speed, low-power CNTFET-based inexact full adder cell for image processing application of motion detector. J Circuits Syst Comput 26(05):1750082. https://doi.org/10.1142/S0218126617500827
Mohanty BK, Patel SK (2014) Area–delay–power efficient carry-select adder. IEEE Trans Circuits Syst II: Express Briefs 61(6):418–422. https://doi.org/10.1109/TCSII.2014.2319695
Parhi KK (2007) VLSI digital signal processing systems design and implementation. Wiley
Sakthivel R, Kittur HM (2014) Energy efficient low area error tolerant adder with higher accuracy. Circuits Syst Signal Process 33(8):2625–2641. https://doi.org/10.1007/s00034-014-9749-x
Shafique M, Ahmad W, Hafiz R, Henkel J (2015) A low latency generic accuracy configurable adder. In: 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), pp 1–6. https://doi.org/10.1145/2744769.2744778
Varatkar GV, Shanbhag NR (2006) Energy-efficient motion estimation using error-tolerance. In: Proceedings of the 2006 international symposium on low power electronics and design, pp 113–118. https://doi.org/10.1145/1165573.1165599
Vaseghi SV (2007) Multimedia signal processing: theory and applications in speech, music and communications. Wiley
Venkatachalam KSB (2017) Design of power and area efficient approximate multipliers. IEEE Trans Very Large Scale Integr (VLSI) Syst 25(5):1782–1786. https://doi.org/10.1109/TVLSI.2016.2643639
Yadav S, Mehra R (2014) Analysis of FPGA based recursive filter using optimization techniques for high throughput. Int J Adv Res Technol 3:341–343
Yang Z, Jain A, Liang J, Han J, Lombardi F (2013) Approximate XOR/XNOR-based adders for inexact computing. In: 2013 13th IEEE International Conference on Nanotechnology, pp 690–693. https://doi.org/10.1109/NANO.2013.6720793
Ye R, Wang T, Yuan F, Kumar R, Xu Q (2013) On reconfiguration-oriented approximate adder design and its application. In: 2013 IEEE/ACM International Conference on Computer-Aided Design, pp 48–54. https://doi.org/10.1109/ICCAD.2013.6691096
Zhu N, Goh WL, Yeo KS (2009) An enhanced low-power high-speed adder for error tolerant application. In: 2010 International SoC Design Conference, pp 69–72. https://doi.org/10.1109/SOCDC.2010.5682905.
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Jothin, R., Vasanthanayaki, C., Sreelatha, P. et al. Comparison and extension of high performance adders for hybrid and error tolerant applications. J Ambient Intell Human Comput 14, 7219–7230 (2023). https://doi.org/10.1007/s12652-021-03574-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12652-021-03574-2