Abstract
3D Network on Chips (NoCs) have been widely used in recent years to improve the performance comparing 2D NoCs. They employ TSVs to connect different layers in the stack of layers of the network. Since the fabrication cost of these TSVs is an important challenge in 3D NoCs, most of them are partially connected. In this paper a thermal-aware routing algorithm is proposed to uniform thermal distribution in a partially connected NoC. In the proposed algorithm, routing procedures are performed based on the measured temperature of routers in each cycle. 3D routers propagate an index that shows their location and distance to other routers. The value of these indexes have been dynamically updated to be proportional to the temperature of the routers. Employing this method causes the 3D router to receive fewer packets with higher temperatures, which reduces the possibility of creating a hotspot. Also, 2D routers are prevented from overheating by powering off them during the inner-layer routing. The simulation results show that the proposed routing outperforms related thermal-aware routing algorithms by 50% network latency reduction, while the power consumptions reduced at least 9%.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Data availability statement
Data sharing not applicable to this study as no datasets were generated during the current study (This article was a theory-based study).
References
Catania V, Mineo A, Monteleone S, Palesi M, Patti D (2015) Noxim: an open, extensible and cycle-accurate network on chip simulator. In: 2015 IEEE 26th international conference on application-specific systems, architectures and processors (ASAP), pp 162–163
Cui Y, Prabhakar S, Zhao H, Mohanty S, Fang J (2020) A low-cost conflict-free NoC architecture for heterogeneous multicore systems. In: 2020 IEEE computer society annual symposium on VLSI (ISVLSI), pp 300–305
Dash R, Majumdar A, Pangracious V, Turuk AK, Risco-Martin JL (2018) ATAR: an adaptive thermal-aware routing algorithm for 3-D network-on-chip systems. IEEE Trans Compon Packag Manuf Technol 8(12):2122–2129
Dubois F, Sheibanyrad A, Petrot F, Bahmani M (2011) Elevator-first: a deadlock-free distributed routing algorithm for vertically partially connected 3d-nocs. IEEE Trans Comput 62(3):609–615
Indragandhi K, Jawahar PK (2021) Core performance based packet priority router for NoC-based heterogeneous multicore processor. In: Satapathy SC et al (eds) Intelligent system design. Springer, Singapore, pp 389–397
Jheng KY, Chao CH, Wang HY, Wu AY (2010) Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip. In: Proceedings of 2010 international symposium on VLSI design, automation and test, pp 135–138
Rahmani AM, Vaddina KR, Latif K, Liljeberg P, Plosila J, Tenhunen H (2012) Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip. IET Circuits Dev Syst 6(5):308–321
Salamat R, Khayambashi M, Ebrahimi M, Bagherzadeh N (2016) A resilient routing algorithm with formal reliability analysis for partially connected 3D-NoCs. IEEE Trans Comput 65(11):3265–3279
Sheibanyrad A, Pétrot F, Jantsch A (2011) 3D integration for NoC-based SoC architectures. Springer. ISBN: 978-1-4419-7618-5
Soteriou V, Theocharides T, Kakoulli E (2015) A holistic approach towards intelligent hotspot prevention in network-on-chip-based multicores. IEEE Trans Comput 65(3):819–833
Taheri E, Mohammadi K, Patooghy A (2019a) ON–OFF: a reactive routing algorithm for dynamic thermal management in 3D NoCs. IET Comput Digital Tech 13(1):11–19
Taheri E, Isakov M, Patooghy A, Kinsy MA (2019b) Addressing a new class of reliability threats in 3-D network-on-chips. IEEE Trans Comput Aided Des Integr Circuits Syst 39(7):1358–1371
Wang X, Jiang Y, Yang M, Li H, Mak T (2017) HRC: A 3D NoC architecture with genuine support for runtime thermal-aware task management. IEEE Trans Comput 66(10):1676–1688
Wang L, Wang X, Leung HF, Mak T (2018) A non-minimal routing algorithm for aging mitigation in 2D-mesh NoCs. IEEE Trans Comput Aided Des Integr Circuits Syst 38(7):1373–1377
Zhao H, Cheng X, Mohanty SP, Fang J (2018) Designing scalable hybrid wireless NoC for GPGPUs. In: 2018 IEEE computer society annual symposium on VLSI (ISVLSI), pp 703–708
Zheng H, Wang K, Louri A (2021) Adapt-NoC: a flexible network-on-chip design for heterogeneous many core architectures. In: 2021 IEEE international symposium on high-performance computer architecture (HPCA), pp 723–735
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
Springer Nature or its licensor holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
Nezarat, M., Shahhoseini, H.S. & Momeni, M. Thermal-aware routing algorithm in partially connected 3D NoC with dynamic availability for elevators. J Ambient Intell Human Comput 14, 10731–10744 (2023). https://doi.org/10.1007/s12652-022-04345-3
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12652-022-04345-3