Skip to main content
SpringerLink
Log in

Design of novel low power architectures of 4:2, 5:2 compressors and 2-bit counter using 7 nm FinFET technology

  • Original Research
  • Published:
Journal of Ambient Intelligence and Humanized Computing Aims and scope Submit manuscript

Abstract

The compressor efficiency significantly impacts digital signal processing algorithms and is primarily used in industrial applications. The fin field-effect transistor (FinFET) technology-based circuits are successfully implemented in the industry as a substitute for MOSFETs. This article proposes the new low power-efficient architectures of the 4:2, 5:2 compressors, and 2-bit counter using 7 nm FinFET Technology. The proposed compressors and 2-bit counter are simulated in Cadence tools with an operating frequency of 200 MHz and a supply voltage of 0.7 V with FinFET technology. The proposed 4:2 compressor improves power and power delay product (PDP) improvements of about 78.54 and 12.1\(\%\), and transistor count is reduced to 36 from 50, respectively. The achieved simulated results in FinFET shows that the proposed 5:2 compressors show 78.1\(\%\) improvement in the delay, 63.3\(\%\) improvement in power and 8.12\(\%\) improvement in PDP and transistor count is reduced to 50 from 82 respectively. The improvement of 61.67\(\%\) in power delay product and 74.98\(\%\) is observed in average power, and transistor count is reduced from 20 to 15 in the proposed 2-bit counter design. These proposed designs are compared with the different existing five types of 4:2 compressors and eight types of 5:2 compressors for performance comparison, and proposed novel architectures using FinFET technology designs exhibit significant improvement in PDP.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18

Similar content being viewed by others

Availability of data and materials

The data availability is already explained in this article in the results and discussion section.

Code availability

The authors are ready to share the custom code used to generate the output for the system if needed.

References

  • Aliparast P, Koozehkanani ZD, Nazari F (2013) An ultra high speed digital 4–2 compressor in 65-nm CMOS. Int J Comput Theory Eng 5(4):593

    Article  Google Scholar 

  • Allioto M, Consoli E, Palumbo G (2010) General strategies to design nanometer flip-flops in the energy-delay space. IEEE Trans Circuits Syst 57(7):1583–1596

    Article  MathSciNet  Google Scholar 

  • Arasteh A, Moaiyeri MH, Taheri M, Navi K, Bagherzadeh N (2018) An energy and area efficient 4:2 compressor based on finfets. Integration 60:224–231

    Article  Google Scholar 

  • Baran D, Aktan M, Oklobdzija VG (2010) Energy efficient implementation of parallel cmos multipliers with improved compressors. In: Proceedings of the 16th ACM/IEEE international symposium on low power electronics and design, pp 147–152

  • Brendler LH, Zimpeck AL, Meinhardt C, Reis R (2018) Exploring multi-level design to mitigate variability and radiation effects on 7nm finfet logic cells. In: 2018 25th IEEE international conference on electronics, circuits and systems (ICECS), pp 581–584

  • Chang K, Ku BW, Sinha S, Lim SK (2017) Full-chip monolithic 3d IC design and power performance analysis with ASAP7 library. In: 2017 IEEE/ACM international conference on computer-aided design (ICCAD), pp 1005–1010

  • Clark LT, Vashishtha V, Shifren L, Gujja A, Sinha S, Cline B, Yeric G (2016) ASAP7: a 7-nm FinFET predictive process design kit. Microelectron J 53:105–115

    Article  Google Scholar 

  • Clark LT, Vashishtha V, Harris DM, Dietrich S,Wang Z (2017) Design flows and collateral for the asap7 7nm FinFET predictive process design kit. In: 2017 IEEE international conference on microelectronic systems education (MSE), pp 1–4

  • de Aguiar Y, Artola L, Hubert G, Meinhardt C, Kastensmidt FL, Reis R (2017) Evaluation of radiation-induced soft error in majority voters designed in 7 nm FinFET technology. Microelectron Reliab 76:660–664

    Article  Google Scholar 

  • Dutta T, Pahwa G, Trivedi AR, Sinha S, Agarwal A, Chauhan YS (2017) Performance evaluation of 7-nm node negative capacitance FinFET based SRAM. IEEE Electron Device Lett 38(8):1161–1164

    Article  Google Scholar 

  • Gavaber MD, Poorhosseini M, Pourmozafari S (2019) Novel architecture for low-power CNTFET-based compressors. J Circuits Syst Comput 28(12):1950207

    Article  Google Scholar 

  • Gorantla A (2017) Design of approximate compressors for multiplication. ACM J Emerg Technol Comput Syst (JETC) 13(3):1–17

    Article  Google Scholar 

  • Jiang H, Liu C, Lombardi F, Han J (2018) Low-power approximate unsigned multipliers with configurable error recovery. IEEE Trans Circuits Syst I Regul Pap 66(1):189–202

    Article  Google Scholar 

  • Karimi A, Rezai A, Hajhashemkhani MM (2019) Ultra-low power pulse triggered CNTFET-based flip-flop. IEEE Trans Nanotechnol 18:756–761

    Article  Google Scholar 

  • Khan IA, Beg MT (2013) Design and analysis of low power master slave flip-flops. Informacije Midem-J Microelectron Electron Compon Mater 43(1):41–49

    Google Scholar 

  • Kwon O, Nowka K, Swartzlander EE (2002) A 16-bit by 16-bit mac design using fast 5:3 compressor cells. J VLSI Signal Process Syst Signal Image Video Technol 31(2):77–89

    Article  MATH  Google Scholar 

  • Lent CS, Tougaw PD, Porod W, Bernstein GH (1993) Quantum cellular automata. Nanotechnology 4(1):49

    Article  Google Scholar 

  • Liao K, Cui X, Liao N, Wang T (2014) Design of d flip-flops with low power-delay product based on FinFET. In: 2014 12th IEEE international conference on solid-state and integrated circuit technology (ICSICT), pp 1–3

  • Lin J-F (2013) Low-power pulse-triggered flip-flop design based on a signal feed-through. IEEE Trans Very Large Scale Integr (VLSI) Syst 22(1):181–185

    Article  Google Scholar 

  • Moaiyeri MH, Mirzaee RF, Navi K, Momeni A (2012) Design and analysis of a high-performance CNFET-based full adder. Int J Electron 99(1):113–130

    Article  Google Scholar 

  • Moaiyeri MH, Sabetzadeh F, Angizi S (2018) An efficient majority-based compressor for approximate computing in the nano era. Microsyst Technol 24(3):1589–1601

    Article  Google Scholar 

  • Najafi A, Timarchi S, Najafi A (2014) High-speed energy-efficient 5:2 compressor. In: 2014 37th international convention on information and communication technology, electronics and microelectronics (MIPRO), pp 80–84

  • Pishvaie A, Jaberipur G, Jahanian A (2012) Improved CMOS (4;2) compressor designs for parallel multipliers. Comput Electr Eng 38(6):1703–1716

    Article  Google Scholar 

  • Pishvaie A, Jaberipur G, Jahanian A (2014) High-performance CMOS (4:2) compressors. Int J Electron 101(11):1511–1525

    Article  Google Scholar 

  • Prasad K, Parhi KK (2001) Low-power 4-2 and 5-2 compressors. In: Conference record of thirty-fifth Asilomar conference on signals, systems and computers (cat. no. 01ch37256), vol 1, pp 129–133

  • Qi H, Kim Y-B, Choi M (2012) A high speed low power modulo 2 n+1 multiplier design using carbon-nanotube technology. In: 2012 IEEE 55th international midwest symposium on circuits and systems (MWSCAS), pp 406–409

  • Rasouli S, Khademzadeh A, Afzali-Kusha A, Nourani M (2005) Low-power single-and double-edge-triggered flip-flops for high-speed applications. IEE Proc-Circuits Devices Syst 152(2):118–122

    Article  Google Scholar 

  • Rouhani Z, Angizi S, Taheri M, Navi K, Bagherzadeh N (2017) Towards approximate computing with quantum-dot cellular automata. J Low Power Electron 13(1):29–35

    Article  Google Scholar 

  • Senthil Kumar V, Ravindrakumar S (2019) Design of an area-efficient finfet-based approximate multiplier in 32-nm technology for low-power application. In: Soft computing and signal processing, vol 898. Springer, pp 505–513

  • Singh K, Tiwari SC, Gupta M (2014) A modified implementation of tristate inverter based static master–slave flip-flop with improved powerdelay- area product. Sci World J 2014

  • Sivanandam K, Kumar P (2019) Design and performance analysis of reconfigurable modified vedic multiplier with 3-1-1-2 compressor. Microprocess Microsyst 65:97–106

    Article  Google Scholar 

  • Song PJ, De Micheli G (1991) Circuit and architecture trade-offs for high-speed multiplication. IEEE J Solid-State Circuits 26(9):1184–1198

    Article  Google Scholar 

  • Taheri M, Arasteh A, Mohammadyan S, Panahi A, Navi K (2020) A novel majority based imprecise 4:2 compressor with respect to the current and future VLSI industry. Microprocess Microsyst 73:102962

    Article  Google Scholar 

  • Tohidi M, Mousazadeh M, Akbari S, Hadidi K, Khoei A (2013) CMOS implementation of a new high speed, glitch-free 5-2 compressor for fast arithmetic operations. In: Proceedings of the 20th international conference mixed design of integrated circuits and systems-mixdes 2013, pp 204–208

  • Vashishtha V, Vangala M, Clark LT (2017) Asap7 predictive design kit development and cell design technology co-optimization. In: 2017 IEEE/ACM international conference on computer-aided design (ICCAD), pp 992–998

  • Veeramachaneni S, Krishna KM, Avinash L, Puppala SR, Srinivas M (2007) Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors. 20th international conference on VLSI design held jointly with 6th international conference on embedded systems (VLSID’07), pp 324–329

  • Xu X, Shah N, Evans A, Sinha S, Cline B, Yeric G (2017) Standard cell library design and optimization methodology for ASAP7 PDK. In: 2017 IEEE/ACM international conference on computer-aided design (ICCAD), pp 999–1004

Download references

Funding

This research received no specific Grant from any funding agency in the public, commercial, or not-for-profit sectors.

Author information

Authors and Affiliations

  1. Department of ECE, Madanapalle Institute of Technology and Science, Angallu, Madanapalle, Andhra Pradesh, 517325, India

    Nehru Kandasamy

  2. Department of EECE, GITAM University, Nagadenahalli, Bengaluru, Karnataka, 561203, India

    Nagarjuna Telagam

  3. Department of EEE, CMR Institute of Technology, Marathahalli, Bengaluru, Karnataka, 560037, India

    K. Chitra

Authors
  1. Nehru Kandasamy
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Nagarjuna Telagam
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. K. Chitra
    View author publications

    You can also search for this author in PubMed Google Scholar

Contributions

NK provided significant contributions to the designs, proposed methods and results. NT makes valuable contributions to the research article literature survey, Drawing the diagrams, explanation of equations,figures and drafted the article. KC suggested the changes in the article.

Corresponding author

Correspondence to Nehru Kandasamy.

Ethics declarations

Conflict of interest

Authors declare that there is no conflicts of interest and competing interests.

Ethics approval

Not applicable.

Consent to participate

Not applicable.

Consent for publication

Not applicable.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Kandasamy, N., Telagam, N. & Chitra, K. Design of novel low power architectures of 4:2, 5:2 compressors and 2-bit counter using 7 nm FinFET technology. J Ambient Intell Human Comput 14, 2467–2479 (2023). https://doi.org/10.1007/s12652-022-04498-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12652-022-04498-1

Keywords

Search

Navigation