Skip to main content
SpringerLink
Log in

Design and Implementation of Image Sensor Data Capture Based on FPGA

  • Original Research
  • Published:
SN Computer Science Aims and scope Submit manuscript

Abstract

In this paper, the system organization for image sensor data registration is devised. The system is based on the combination of components located on the System-on-Chip (SoC) device with programmable logic capabilities. The proposed system allows the developer to capture image frame information from the camera sensor and store it in the data storage for further processing. The system is supposed to be implemented based on three components (hardware processor, programmable logic, and soft processor) of the SoC that communicate with each other. The devised architectural solution is characterized by its generality, configurability, and portability. It may be adopted to work with different sensors. The parameters of the system may be configured on the level of the source code and during runtime. The proposed system architecture was implemented on the Cyclone V hardware platform. The implementation was successfully tested with the image sensor module by capturing individual frames as well as a series of frames and storing them in the memory regions and further as files.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

Data Availability

The datasets generated during and/or analyzed during the current study are available from the corresponding author on reasonable request.

References

  1. Al-Harasis R, Sababha BH. On the design and implementation of a dual fisheye camera-based surveillance vision system. Multimed Tools Appl. 2019;78(16):22667–89. https://doi.org/10.1007/s11042-019-7501-z.

    Article  Google Scholar 

  2. Alsuwailem A. Real-time FPGA-based image enhancement using histogram projection technique for uncooled infrared imagers. J King Saud Univ Eng Sci. 2009;21(1):15–21. https://doi.org/10.1016/s1018-3639(18)30519-1.

    Article  Google Scholar 

  3. Amiri M, Siddiqui FM, Kelly C, et al. FPGA-based soft-core processors for image processing applications. J Signal Process Syst. 2016;87(1):139–56. https://doi.org/10.1007/s11265-016-1185-7.

    Article  Google Scholar 

  4. D’Souza JM, Velpula VV, Guruprasad KR. Effectiveness of a camera as a UAV mounted search sensor for target detection: an experimental investigation. Int J Control Autom Syst. 2021;19(7):2557–68. https://doi.org/10.1007/s12555-020-0373-1.

    Article  Google Scholar 

  5. Garcia P, Bhowmik D, Stewart R, et al. Optimized memory allocation and power minimization for FPGA-based image processing. J Imaging. 2019;5(1):7. https://doi.org/10.3390/jimaging5010007.

    Article  Google Scholar 

  6. Hajjouji IE, Mars S, Asrih Z, et al. A novel FPGA implementation of Hough transform for straight lane detection. Eng Sci Technol Int J. 2020;23(2):274–80. https://doi.org/10.1016/j.jestch.2019.05.008.

    Article  Google Scholar 

  7. Ibraheem OW, Irwansyah A, Hagemeyer J, et al. FPGA-based vision processing system for automatic online player tracking in indoor sports. J Signal Process Syst. 2018;91(7):703–29. https://doi.org/10.1007/s11265-018-1381-8.

    Article  Google Scholar 

  8. Kaczmarek AL. 3d vision system for a robotic arm based on equal baseline camera array. J Intell Rob Syst. 2019;99(1):13–28. https://doi.org/10.1007/s10846-019-01117-8.

    Article  Google Scholar 

  9. Kandadai V, Sridharan M, Parvathy SM, et al. A comprehensive embedded solution for data acquisition and communication using FPGA. J Appl Res Technol. 2017;15(1):45–53. https://doi.org/10.1016/j.jart.2016.12.002.

    Article  Google Scholar 

  10. Kumar K, Mishra RK, Nandan D. Efficient hardware of RGB to gray conversion realized on FPGA and ASIC. Procedia Comput Sci. 2020;171:2008–15. https://doi.org/10.1016/j.procs.2020.04.215.

    Article  Google Scholar 

  11. Kwok KW, Chow GC, Chau TC, et al. FPGA-based acceleration of MRI registration: an enabling technique for improving MRI-guided cardiac therapy. J Cardiovasc Magn Reson. 2014. https://doi.org/10.1186/1532-429x-16-s1-w11.

    Article  Google Scholar 

  12. Mondal P, Banerjee S. FPGA-accelerated adaptive projection-based image registration. J Real-Time Image Proc. 2020;18(1):113–25. https://doi.org/10.1007/s11554-020-00952-5.

    Article  Google Scholar 

  13. Nguyen AH, Pickering MR, Lambert A. The FPGA implementation of a one-bit-per-pixel image registration algorithm. J Real-Time Image Proc. 2014;11(4):799–815. https://doi.org/10.1007/s11554-014-0420-3.

    Article  Google Scholar 

  14. Pandey JG. An embedded FPGA-SoC framework and its usage in moving object tracking application. Des Autom Embed Syst. 2021;25(3):213–36. https://doi.org/10.1007/s10617-021-09252-y.

    Article  MathSciNet  Google Scholar 

  15. Salim UT, Dawwd SA. Systolic hand gesture recognition/detection system based on FPGA with multi-port BRAMs. Alex Eng J. 2019;58(3):841–8. https://doi.org/10.1016/j.aej.2019.05.018.

    Article  Google Scholar 

  16. Semiconductors O (2022). Ar0134cs. https://www.onsemi.com/pdf/datasheet/ar0134cs-d.pdf. Accessed: 14 May 2022.

  17. Stratakos I, Gourounas D, Tsoutsouras V, et al (2019). Hardware acceleration of image registration algorithm on FPGA-based systems on chip. In: Proceedings of the International Conference on Omni-Layer Intelligent Systems. ACM. https://doi.org/10.1145/3312614.3312636.

  18. Suraj AA, Francis M, Kavya T, et al. Discrete wavelet transform based image fusion and de-noising in FPGA. J Electr Syst Inform Technol. 2014;1(1):72–81. https://doi.org/10.1016/j.jesit.2014.03.006.

    Article  Google Scholar 

  19. Terasic (2022). De10-nano-soc kit/atlas-soc kit. https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English &No=1046. Accessed: 14 May 2022.

  20. Wilson G, Premson Y. FPGA implementation of hardware efficient algorithm for image contrast enhancement using Xilinx system generator. Procedia Technol. 2016;24:1141–8. https://doi.org/10.1016/j.protcy.2016.05.067.

    Article  Google Scholar 

  21. Yu Z, Zhou H, Jiang L. Optimized allocation of FPGA memory for image processing. Microprocess Microsyst. 2021;80(103):592. https://doi.org/10.1016/j.micpro.2020.103592.

    Article  Google Scholar 

  22. Zhang K, Zhang Y, Wang P, et al. An improved Sobel edge algorithm and FPGA implementation. Procedia Comput Sci. 2018;131:243–8. https://doi.org/10.1016/j.procs.2018.04.209.

    Article  Google Scholar 

Download references

Acknowledgements

During the work on the presented paper, the development board Terasic DE10 SoC was used. The board was provided by Biakom company (Kyiv, Ukraine).

Funding

Not applicable.

Author information

Authors and Affiliations

  1. Computer Engineering Department, Petro Mohyla Black Sea National University, 10. 68 Desantnykiv, Mykolaiv, 54003, Ukraine

    Yaroslav Krainyk

  2. Aerotech LTD LLC, Dnipro, Ukraine

    Yaroslav Krainyk

Authors
  1. Yaroslav Krainyk
    View author publications

    You can also search for this author in PubMed Google Scholar

Contributions

Not applicable.

Corresponding author

Correspondence to Yaroslav Krainyk.

Ethics declarations

Conflict of Interest

The author has no competing interests to declare that are relevant to the content of this article.

Ethical Approval

Not applicable.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Krainyk, Y. Design and Implementation of Image Sensor Data Capture Based on FPGA. SN COMPUT. SCI. 5, 95 (2024). https://doi.org/10.1007/s42979-023-02433-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s42979-023-02433-5

Keywords

Search

Navigation