Skip to main content
SpringerLink
Log in

Coarse Grained ADRES Based MIMO-OFDM Transceiver with New Radix-\({2}^{5}\) Pipeline FFT/IFFT Processor

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

Software defined radio (SDR) is an adaptive radio that sense and adjust the operating parameters based on the environment. MIMO-OFDM technique based SDR transceiver is an advanced technique over the conventional radio system in terms of complex adaptation strategies. To improve the performance of the OFDM architecture, a new algorithm was developed for FFT/IFFT unit called the radix-\({2}^{5}\) modified booth encoding algorithm. This paper describes the system-on-chip (SoC) implementation of MIMO-OFDM transceiver architecture for SDR. This architecture design is based on the concept of reusing the same software and hardware modules to handle different algorithms with the help of dynamic reconfigurable system. It provides a greater flexibility in the operation of reconfigurable system; also it can able to add new abilities into it, without adding additional hardware. The SoC functional verification of this transceiver circuit was carried out in the Xilinx Virtex 5 FPGA, on top of the ADRES reconfigurable SoC architecture. The result shows that the proposed method provides a greater performance by two times than the previous works. It had provided a high throughput (2.4 Gsample/s) with low latency (2.941 ns) and less area utilization (27k logic gates).

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12

Similar content being viewed by others

References

  1. K. Amiri, Y. Sun, P. Murphy, C. Hunter, J.R. Cavallaro, A. Sabharwal, WARP, a unified wireless network testbed for education and research. Proceedings of IEEE international conference on microelectronic systems education, 53–54, 2007

  2. J.M. Campos, R. Cumplido, Design of processor array based on an optimized multiprojection approach. Adv. Electr. Comput. Eng. 12(4), 87–92 (2012)

    Article  Google Scholar 

  3. C.Y. Chen, F.H. Tseng, K.D. Chang, H.C. Chao, J.L. Chen, Reconfigurable software defined radio and its applications. Tamkang J. Sci. Eng. 13(1), 29–38 (2010)

    Google Scholar 

  4. M.P. Chitra, S.K. Srivasta, Design of low power mixed radix FFT processor for MIMO OFDM systems. Proceedings of international conference on advances in computing, control and telecommunication technologies, 591–595, 2009

  5. T. Cho, H. Lee, A high-speed low-complexity modified radix-\({2}^{5}\) FFT processor for high rate WPAN applications. IEEE Trans. Very Large Scale Integr. Syst. 21(1), 187–191 (2013)

    Article  MathSciNet  Google Scholar 

  6. D. Dardari, C.C. Chong, M.Z. Win, Threshold-based time-of-arrival estimators in UWB dense multipath channels. IEEE Trans. Commun. 56(8), 1366–1378 (2008)

    Article  Google Scholar 

  7. M. Dillinger, K. Madani, N. Alonistioti, Software Defined Radio—Architectures, Systems, and Functions (Wiley, Chichester, 2003)

    Google Scholar 

  8. J.O. Filho, S. Masekowsky, T. Schweizer, W. Rosenstiel, CGADL—an architecture description language for coarse-grained reconfigurable arrays. IEEE Trans. Very Large Scale Integr. Syst. 17(9), 1247–1259 (2009)

    Article  Google Scholar 

  9. M. Garrido, J. Grajal, M.A. Sanchez, O. Gustafsson, Pipelined radix-2k feedforward FFT architectures. IEEE Trans. Very Large Scale Integr. Syst. 21(1), 23–32 (2013)

    Article  Google Scholar 

  10. S. Haene, D. Perels, A. Burg, A real-time 4-stream MIMO-OFDM transceiver: system design, FPGA implementation, and characterization. IEEE J. Sel. Areas Commun. 26(6), 877–889 (2008)

    Article  Google Scholar 

  11. A. Haveliya, Design and simulation of 32-point FFT using radix-2 algorithm for FPGA implementation. Proceedings of second international conference on advanced computing and communication technologies, pp. 167–171, 2012

  12. A.D. Ioan, New techniques for implementation of hardware algorithms inside FPGA circuits. Adv. Electr. Comput. Eng. 10(2), 16–23 (2010)

    Article  Google Scholar 

  13. J. Lee, H. Lee, A high-speed two-parallel radix-\({2}^{4}\) FFT/IFFT processor for MB-OFDM UWB systems. IEICE Trans. Fundam. E91–A(4), 1206–1211 (2008)

    Article  Google Scholar 

  14. Y.W. Lin, C.Y. Lee, Design of an FFT/IFFT processor for MIMO-OFDM systems. IEEE Trans. Circuits Syst. 54(4), 807–815 (2007)

    Article  MathSciNet  Google Scholar 

  15. A. Liu, J. Feng, J. Hu, Research on SoC hardware/software co-design platform based on MDA. Proceedings of tenth IEEE international conference on computer-aided industrial design & conceptual design, pp. 2105–2109, 2009

  16. Liu H, Lee H, A high performance four-parallel 128/64-point radix-\({2}^{4}\) FFT/IFFT processor for MIMO-OFDM systems. Proceedings of IEEE Asia Pacific conference on circuits and systems, pp. 834–837, 2008

  17. L.Liu, X. Wang, F. Ye, J. Ren, Design of low-power, 1GS/s throughput FFT processor for MIMO-OFDM UWB communication system. Proceedings of IEEE international symposium on circuits and systems, pp. 2594–2597, 2007

  18. G.J. Minden, J.B. Evans, L. Searl, D. DePardo, V.R. Petty, R. Rajbanshi, T. Newman, Q. Chen, F. Weidling, J. Guffey, D. Datla, B. Barker, M. Peck, B. Cordill, A.M. Wyglinski, A. Agah, KUAR—a flexible software-defined radio development platform. Second IEEE international symposium on new frontiers in dynamic spectrum access networks, pp. 428–439, 2007

  19. P.H. Moose, A technique for orthogonal frequency division multiplexing frequency offset correction. IEEE Trans. Commun. 42(10), 2908–2914 (1994)

    Article  Google Scholar 

  20. D. Novo, W. Moffat, V. Derudder, B. Bougard, Mapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor. Proceedings of IEEE workshop on signal processing systems design and implementation, pp. 473–478, 2005

  21. E. Oruklu, X. Xiao, J. Saniie, Reduced memory and low power architectures for CORDIC-based FFT processors. J. Signal Process. Syst. 66(2), 129–134 (2012)

    Article  Google Scholar 

  22. M. Palkovic, H. Cappelle, M. Glassee, B. Bougard, L. Van der Perre, Mapping of 40 MHz MIMO SDM-OFDM baseband processing on multi-processor SDR platform. Proceedings of eleventh IEEE workshop on design and diagnostics of electronic circuits and systems, pp. 1–6, 2008

  23. J.S. Park, T. Ogunfunmi, FPGA implementation of the MIMO-OFDM physical layer using single FFT multiplexing. Proceedings of IEEE international symposium on circuits and systems, pp. 2682–2685, 2010

  24. J. Sun, N. Cen, D. Yuan, Implementation of a \(2\times 2\) MIMO-OFDM real-time system on DSP/FPGA platform. Proceedings of third international conference on communications and mobile computing, pp. 441–444, 2011

  25. A.A. Tabassam, F.A. Ali, S. Kalsait, M.U. Suleman, Building software-defined radios in MATLAB Simulink—a step towards cognitive radios. Proceedings of thirteenth IEEE international conference on modelling and simulation, pp. 492–497, 2011

  26. T. Ulversy, Software defined radio: challenges and opportunities. IEEE Commun. Surv. Tutor. 12(4), 531–550 (2010)

    Article  Google Scholar 

  27. K. Wu, A. Kanstein, J. Madsen, M. Berekovic, MT-ADRES—multi-threading on coarse-grained reconfigurable architecture. Int. J. Electron. 95(7), 761–776 (2008)

    Article  Google Scholar 

  28. Z. Xiong, S. Li, J. Chen, D. Wang, A platform-based SoC hardware/software co-design environment. Proceedings of eight international conference on computer supported cooperative work in design, pp. 443–448, 2003

  29. H. Yamada, T. Yamagishi, T. Suzuki, K. Ito, K. Horisaki, T.V. Aa, T. Fujisawa, L. Van der Perre, Y. Unekawa, A multimodal wireless baseband core using a coarse-grained dynamic reconfigurable processor. Proceedings of IEEE cool chips XIV, pp. 1–3, 2011

Download references

Acknowledgments

This work was supported in part by All India Council for Technical Education—Quality Improvement Programme (QIP) scheme 2010. Research and computing facilities were provided by the Anna University and K.L.N. College of Engineering.

Author information

Authors and Affiliations

  1. College of Engineering Guindy, Anna University, Chennai, 600025, India

    N. Janakiraman, P. Nirmalkumar & Syed Mohsin Akram

Authors
  1. N. Janakiraman
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. P. Nirmalkumar
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Syed Mohsin Akram
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to N. Janakiraman.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Janakiraman, N., Nirmalkumar, P. & Akram, S.M. Coarse Grained ADRES Based MIMO-OFDM Transceiver with New Radix-\({2}^{5}\) Pipeline FFT/IFFT Processor. Circuits Syst Signal Process 34, 851–873 (2015). https://doi.org/10.1007/s00034-014-9880-8

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-014-9880-8

Keywords

Search

Navigation