Abstract
This paper presents a novel high-speed area-efficient analog calibration technique for current-steering (CS) digital-to-analog converters (DACs). Negative feedback is used to correct errors caused due to mismatch, process variation, temperature, or aging. A faster calibration cycle and smaller additional circuits are possible with analog calibration, compared to the more prevalent digital calibration techniques. The new calibration circuit is presented with the necessary theoretical details. To demonstrate this technique, a 10-bit binary-weighted CS DAC is implemented in a \(0.18\, \upmu \hbox {m}\) CMOS process. With worst-case process parameter variations, simulated integral and differential nonlinearities of the calibrated DAC are less than \(\pm 0.32\) LSB. The DAC occupies an area of approximately \(0.3\,\hbox {mm}^{2}\).
Similar content being viewed by others
References
S. Bolocchi, S. Brigati, G. Caiulo, F. Maloberti, Self-Calibration in High Speed Current-steering CMOS DAC. in Conference on Advanced A-D and D-A Conversion Techniques and their Applications 393, 148–152 (1994)
T. Chen, G.G.E. Gielen, A 14-bit 200-MHz current-steering DAC with switching-sequence post-adjustment calibration. IEEE J. Solid State Circuits 42, 2386–2394 (2007)
H.H. Chen, J. Lee, J. Weiner, Y.K. Chen, J.T.Chen, A 14-b 150 MS/s CMOS DAC with Digital Background Calibration, in Symposium on VLSI Circuits, pp. 51–52 (2006)
L. Cheng, C.X. Chen, F. Ye, N. Li, J.Y. Ren, A digitally calibrated current-steering DAC with current-splitting array, in Proc. IEEE \(55^{th}\) International Midwest Symposium on Circuits and Systems,pp. 278–281 (2012)
J.H. Chi, S.H. Chu, T.H. Tsai, A 1.8-V 12-bit 250-MS/s 25-mW self-calibrated DAC,in Proceedings. Euro. Solid-State Circuits Conference, pp. 222–225 (2010)
Y. Cong, R. Geiger, A 1.5 V 14-bit 100 MSPS self-calibrated DAC. IEEE J. Solid State Circuits 38, 2051–2060 (2003)
J. Deveugele, M. Steyaert, A 10-bit 250MS/s binary weighted current-steering DAC. IEEE J. Solid State Circuits 41, 320–329 (2006)
Y. Ikeda, M. Frey, A. Matsuzawa, A 14-bit 100-MS/s digitally calibrated binary-weighted current-steering CMOS DAC without calibration ADC, in IEEE Asian Solid-State Circuits Conference, pp. 356–359 (2007)
P.R. Kinget, Device mismatch and tradeoffs in the design of analog circuits. IEEE J. Solid State Circuits 40, 1212–1224 (2005)
J. Maunu, J. Marku, M. Laiho, A. Paasio, An on-chip measurement circuit for calibration by combination selection, in IEEE International SOC Conferece, pp. 63–64 (2006)
J. Maunu, J. Marku, M. Laiho, A. Paasio, Current source calibration by combination selection of minimum sized devices, in IEEE International Symposium on Circuits and Systems, pp. 549–552 (2006)
G.I. Radulov, Flexible and self-calibrating current-steering digital-to-analog converters: analysis, classification and design, in PhD Thesis, Electrical Engineering Department, Eindhoven University of Technology (2010)
G.I. Radulov, P.J. Quinn, J.A. Hegt, A.H.M. van Roermund, A start-up calibration method for generic current steering D/A converters with optimal area solution. in IEEE International Symposium on Circuits and Systems 1, 788–791 (2005)
S. Saeedi, S. Mehrmanesh, M. Atarodi, A low voltage 14-bit self-calibrated CMOS DAC with enhanced dynamic linearity. Analog Integr. Circuits Signal Process. 43, 137–145 (2005)
M.H. Shen, P.C. Huang, A Low Cost Calibrated DAC for High-Resolution Video Display System. IEEE Trans. Very Large Scale Integr. VLSI Syst. 20, 1743–1747 (2012)
J.H. Tsai, Y.J. Chen, Y.F. Lai, M.H. Shen, P.C. Huang, A 14-bit 200MS/s current-steering DAC achieving over 82dB SFDR with digitally-assisted calibration and dynamic matching techniques, in International Symposium on VLSI Design, Automation and Testing, pp. 1–4 (2012)
W.H. Tseng, C.W. Fan, J.T. Wu, A 12-bit 1.25-GS/s DAC in 90 nm CMOS with 70 dB SFDR up to 500 MHz. IEEE J. Solid State Circuits 46, 2845–2856 (2011)
D. Wouter, J. Groeneveld, H.J. Schouwenaars, H.A.H. Termeer, C.A.A. Bastiaansen, A self-calibration technique for monolithic high-resolution D/A converters. IEEE J. Solid State Circuits 24, 1517–1522 (1989)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Darji, P.G., Parikh, C.D. Novel Analog Calibration Technique for Current-Steering DACs. Circuits Syst Signal Process 34, 2407–2418 (2015). https://doi.org/10.1007/s00034-015-9979-6
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-015-9979-6