Skip to main content
SpringerLink
Log in

Reliability Estimation of Logic Circuits at the Transistor Level

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

The reliability evaluation of logic circuits is an essential step in the computer-aided design flow of emerging integrated circuits (IC). Due to the increased process variation effects in submicron IC technologies, reliability evaluation should include the transistor-level faults’ modeling and analysis. In this paper, a two-step reliability evaluation method was developed. In the first step, the gate error probability (in a matrix form) was computed based on transistor fault modeling. In the second step, the circuit’s graph was traversed in topological order. Meanwhile, for each gate, the probability of the gate’s output to be in 16 possible states was computed using the gate error probability matrix (calculated in the first step) and the corresponding gate inputs’ probability matrices. The reliability of the circuit’s outputs was extracted from the related 16-state probability matrix. Furthermore, the reconvergent fan-out problem was handled using the concept of correlation coefficients. Various simulations were performed on ISCAS 89 and LGSynth91 benchmark circuits. Compared with MonteCarlo as a reference method, the results indicated a < 3% average error on reliability estimation. Furthermore, the estimation error and algorithm runtime of the proposed method significantly decreased in comparison with some state-of-the-art methods.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12

Similar content being viewed by others

Data Availability

The datasets generated and/or analyzed during the present study are available from the corresponding author on reasonable request.

References

  1. A. Abdollahi, Probabilistic decision diagrams for exact probabilistic analysis, in Proceedings of IEEE/ACM International Conference on CAD (2007), pp. 266–272

  2. D. Bhaduri, S. Shukla, Nanoprism: a tool for evaluating granularity versus reliability tradeoffs in nano architectures, in Proceedings of ACM GLSVLSI, Boston, MA, April (2004), pp. 109–112

  3. S. Borkar, Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro 25(6), 10–16 (2005)

    Article  Google Scholar 

  4. M.A. Breuer, S.K. Gupta, T.M. Mak, Defect and error tolerance in the presence of massive numbers of defects. IEEE Des. Test. Comp. 21(3), 216–227 (2004)

    Article  Google Scholar 

  5. H. Chen, J. Han, F. Lombardi, A transistor-level stochastic approach for evaluating the reliability of digital nanometric CMOS circuits, in Proceedings of IEEE International Symposium on DFT in VLSI and Nanotechnology Systems (2011), pp. 60–67

  6. C. Chen, R. Xiao, A fast model for analysis and improvement of gate-level circuit reliability. Integr. VLSI J. 50, 107–115 (2015)

    Article  Google Scholar 

  7. M.R. Choudhury, K. Mohanram, Reliability analysis of logic circuits. IEEE Trans. CAD 28(3), 392–405 (2009)

    Article  Google Scholar 

  8. G.F. Cooper, The computational complexity of probabilistic inference using Bayesian belief networks. Artif. Intell. 42(2–3), 393–405 (1990)

    Article  MathSciNet  Google Scholar 

  9. T. Cui, J. Li, A. Shafaei, S. Nazarian, M. Pedram, An efficient timing analysis model for 6T FinFET SRAM using current-based method, in 2016 17th International Symposium on Quality Electronic Design (ISQED),2016 (2016, March), pp. 263–268

  10. A.H. El-Maleh, K. Daud, Simulation-based method for synthesizing soft error tolerant combinational circuits. IEEE Trans. Reliab. 64(3), 935–948 (2015)

    Article  Google Scholar 

  11. A.H. El-Maleh, B.M. Al-Hashemi, A. Melouki, F. Khan, Defect-tolerant N2-transistor structure for reliable nanoelectronic designs. IET Comput. Dig. Tech. 3(6), 570–580 (2009)

    Article  Google Scholar 

  12. J.T. Flaquer, J.M. Daveau, L. Naviner, P. Roche, Fast reliability analysis of combinatorial logic circuits using conditional probabilities. Micro Reliab. 50, 1215–1218 (2010)

    Article  Google Scholar 

  13. D.T. Franco, M.C. Vasconcelos, L. Naviner, J.F. Naviner, Signal probability for reliability evaluation of logic circuits. Micro Reliab. 48, 1586–1591 (2008)

    Article  Google Scholar 

  14. J. Han, H. Chen, E. Boykin, J. Fortes, Reliability evaluation of logic circuits using probabilistic gate models. Micro Reliab. 51(2), 468–476 (2011)

    Article  Google Scholar 

  15. W. Ibrahim, V. Beiu, Using Bayesian networks to accurately calculate the reliability of complementary metal oxide semiconductor gates. IEEE Trans. Reliab. 60(3), 538–549 (2011)

    Article  Google Scholar 

  16. W. Ibrahim, V. Beiu, A. Beg, Optimum reliability sizing for complementary metal oxide semiconductor gates. IEEE Trans. Reliab. 61(3), 675–686 (2012)

    Article  Google Scholar 

  17. W. Ibrahim, S. Marwa, J.W. Chinneck, Accurate and efficient estimation of logic circuits reliability bounds. IEEE Trans. Comput. 64(5), 1217–1229 (2014)

    Article  MathSciNet  Google Scholar 

  18. H. Jahanirad, Efficient reliability evaluation of combinational and sequential logic circuits. J. Comput. Electron. 18(1), 343–355 (2019)

    Article  Google Scholar 

  19. H. Jahanirad, CC-SPRA: correlation coefficients approach for signal probability-based reliability analysis. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(4), 927–939 (2019)

    Article  Google Scholar 

  20. H. Jahanirad, K. Mohammadi, Sequential logic circuits reliability analysis. J. Circuits Syst. Comput. 21(5), 1250040-(1-17) (2012)

    Article  Google Scholar 

  21. S. Krishnaswamy, G.V. Viamonets, I.L. Markov, J.P. Hayes, Probabilistic transfer matrices in symbolic reliability analysis of logic circuits. ACM Trans. Des. Autom. Electron. Syst. 13(1), 1–35 (2008)

    Article  Google Scholar 

  22. J. Liang, J. Han, L. Chen, F. Lombardi, Design and reliability analysis of multiple valued logic gates using carbon nanotube FETs, in Proceedings of IEEE/ACM International Symposium on Nanoscale Architectures (2012), pp. 131–138

  23. S. Lin, Y.B. Kim, F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217–225 (2011)

    Article  Google Scholar 

  24. J.D. Meindl, Q. Chen, J.A. Davis, Limits on silicon nanoelectronics for terascale integration. Science 293(5537), 2044–2049 (2001)

    Article  Google Scholar 

  25. N. Mohyudin, E. Pakbaznia, M. Pedam, Probabilistic error propagation in logic circuits using the Boolean difference calcules, in IEEE International Conference on Computer Design, Lake Tahoe, CA (2008), pp. 7–13

  26. K. Nicolic, A.S. Sadek, M. Forshaw, Architectures for reliable computing with unreliable nanodevices, in Proceedings of IEEE Conference on Nanotechnology, Maui, HI, USA (2001), pp. 254–259

  27. T. Rejimon, K. Lingasubramanian, S. Bhanja, Probabilistic error modeling for nano-domain logic circuits. IEEE Trans. VLSI 17(1), 55–65 (2009)

    Article  Google Scholar 

  28. M.A. Savari, H. Jahanirad, NN-SSTA: a deep neural network approach for statistical static timing analysis. Expert Syst. Appl. 149, 113309 (2020)

    Article  Google Scholar 

  29. N.R. Shanbhag, S. Mitra, G. de Veciana, M. Orshansky, R. Marculescu, J. Roychowdhury, D. Jones, J.M. Rabaey, The search for alternative computational paradigms. IEEE Des. Test. Comput. 25(4), 334–344 (2008)

    Article  Google Scholar 

  30. B. Srinivasu, K. Siridharan, A transistor-level probabilistic approach for reliability analysis of arithmetic circuits with applications to emerging technologies. IEEE Trans. Reliab. 66(2), 440–457 (2017)

    Article  Google Scholar 

  31. J. Von Neuman, Probabilistic logics and synthesis of reliable organisms from unreliable components, in Automata Studies, ed. by C.E. Shannon, J. McCarthy (Princeton Press, Princeton, 1956), pp. 43–98

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, University of Kurdistan, Pasdaran St., Sanandaj, 66177-15175, Iran

    H. Jahanirad

Authors
  1. H. Jahanirad
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to H. Jahanirad.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Jahanirad, H. Reliability Estimation of Logic Circuits at the Transistor Level. Circuits Syst Signal Process 40, 2507–2534 (2021). https://doi.org/10.1007/s00034-020-01588-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-020-01588-3

Keywords

Search

Navigation