Skip to main content
Log in

The research of self-repairing digital circuit based on embryonic cellular array

  • BIC-TA 2006
  • Published:
Neural Computing and Applications Aims and scope Submit manuscript

Abstract

The properties of self-testing and self-repairing on chip are the ultimate objectives of digital circuit design. Inspiring from the reconfiguration characteristics similar to those found in biological cellular organisms, this paper presents a new digital circuit based on embryonic cellular array, which is capable of implementing self-repairing. The inner architecture and the self-repairing mechanism of this new circuit are expounded, and a design of cells in the array by LUT (look-up table) is particularized in detailed. Lastly, a parallel multiplication circuit is proposed as an example to show the effectiveness and the application of this design in terms of functionality and fault-tolerance.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. Zhu M, Wen Y (2000) Fault tolerance system of digital circuit in dynamically re-configurable FPGA. J Southeast Univ (natural science edition) 30(4):138–142

    Google Scholar 

  2. Zhen H, Hu S, Huang L (2004) Research on faults diagnosis and their applications. Autom Panor (02):42–45

  3. Zhang X, Draffy G, Pipe AG (2004) Repair of the genetic material in biologically inspired embryonic-cell-based systems. The 2004 international conference on engineering of reconfigurable systems and algorithms. Las Vegas, USA

  4. Sahni V, Prem Pyara V (2003) An embryonic approach to reliable digital instrumentation based on evolvable hardware. IEEE Trans Instrum Meas 52(6):1696–1702

    Article  Google Scholar 

  5. Greensted AJ, Tyrrell AM (2005) Implementation results for a fault-tolerant multicelluar architecture inspired by endocrine communication. The seventh NASA/DoD workshop on evolvable hardware 165–176

  6. Ortega C, Tyrrell AM (2000) A hardware implementation on an embryonic architecture using virtex FPGAs. In: The 3rd international conference on evolvable systems (ICES) pp 155–164

  7. Levi (2000) HereBoy: a fast evolutionary algorithm evolvable hardware [A]. In: Proceedings of the second NASA/DoD workshop on Evolvable Hardware, 2000 [C]. Washington, pp 17–24

  8. Mange D, Sanchez E, Stauffer A, Tempesti G, Marchal P, Piguet Embryonics C (1998) A new methodology for designing field-programmable gate arrays with self-repair and self-replicating properties [J]. IEEE Trans VLSI Syst 6(3):387–399

    Article  Google Scholar 

  9. Cesar O-S, Daniel M, Steve S, Andrew MT (2000) Embryonics: a bio-inspired cellular architecture with fault-tolerant properties [J]. Genet Program Evol Mach 1(3):187–215

    Article  MATH  Google Scholar 

  10. Lucian Prodan Mihai Udrescu Mircea Vladutiu (2004) Self-repairing embryonic memory arrays. The sixth NASA/DoD workshop on Evolvable Hardware

  11. Canham R, Tyrrell A (2003) An embryonic array with improved efficiency and fault tolerance. The 2003 NASA/Dod conference on Evolvable Hardware 265–272

Download references

Acknowledgments

The work presented here in this paper has been funded by National Natural Science Foundation of China (60374008, 90505013).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Zhai Zhang.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Zhang, Z., Wang, Y., Yang, S. et al. The research of self-repairing digital circuit based on embryonic cellular array. Neural Comput & Applic 17, 145–151 (2008). https://doi.org/10.1007/s00521-007-0095-9

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00521-007-0095-9

Keywords

Navigation