Skip to main content

Advertisement

SpringerLink
Log in

Analysis and design of genetic algorithm-based cascade control strategy for improving the dynamic performance of interleaved DC–DC SEPIC PFC converter

  • Original Article
  • Published:
Neural Computing and Applications Aims and scope Submit manuscript

A Correction to this article was published on 03 March 2020

This article has been updated

Abstract

Switched-mode power supplies used for powering new generation devices like microprocessors, utility grids and electric vehicles need to operate with faster dynamic response. This paper proposes cascade control technique using genetic algorithm to obtain the optimal proportional integral outer voltage and inner current controller parameters of interleaved DC–DC single-ended primary inductance converter for power factor correction in SMPS with fast dynamic response. The state space model of the interleaved DC–DC SEPIC converter is derived using state space averaging technique. The system is of higher order, and hence, the reduced-order model of the interleaved DC–DC SEPIC converter is realized using Hankel matrix approach to reduce the computational complexity in controller design. The optimal controller parameters are then obtained for the reduced-order system using genetic algorithm for improving the dynamic performance of the system. The performance of the closed-loop system is analyzed in terms of input power factor, % total harmonic distortion of source current, % efficiency and % load voltage regulation for variations in the line, load and reference voltage using Matlab/Simulink software tool. A prototype of the converter controlled by TMS320C2000™ microcontroller for an output power of 200 W is tested and validated with the simulation results.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15

Similar content being viewed by others

Change history

  • 03 March 2020

    Unfortunately, the given name and family name of the co-author Mallapu Gopinath Umamaheswari were incorrectly published in the original publication.

References

  1. Gracia O et al (2003) Single phase power factor correction: a survey. IEEE Trans Power Electron 18(3):749–755

    Article  Google Scholar 

  2. Qiao C, Smedley KM (2001) A topology survey of single stage power factor corrector with boost type input current shaper. IEEE Trans Power Electron 16(3):360–368

    Article  Google Scholar 

  3. Lamar DG et al (2009) A very simple control strategy for power factor correctors driving high-brightness LEDs. IEEE Trans Power Electron 24(8):2032–2042

    Article  Google Scholar 

  4. Lamar DG et al (2009) A very simple control strategy for power factor correctors driving high-brightness LEDs. IEEE Trans Power Electron 24(8):2032–2042

    Article  Google Scholar 

  5. Parvathy Shankar D, Govindarajan U, Gopinath UM, Anbukumar K (2013) Coexistence of fast-scale and slow-scale instability in CUK power factor correction AC–DC pre-regulators under non-linear current-mode control. IET Power Electron 6(1):78–87

    Article  Google Scholar 

  6. Cantillo A et al (2011) Stability issues in peak-current-controlled SEPIC. IEEE Trans Power Electron 26(2):551–562

    Article  Google Scholar 

  7. Lee YS, Wang SJ, Hui SYR (1997) Modeling, analysis, and application of buck converters in discontinuous-input-voltage mode operation. IEEE Trans Power Electron 12(2):350–360

    Article  Google Scholar 

  8. Yang S, Meng C, Chiu C, Chang C, Chen K, Lin Y, Lin S, Tsai T (2016) A buck power factor correction converter with predictive quadratic sinusoidal current modulation and line voltage reconstruction. IEEE Trans Ind Electron 63(9):5912–5920

    Article  Google Scholar 

  9. Tung C, Chung HS, Yuen KK-F (2017) Boost-type power factor corrector with power semiconductor filter for input current shaping. IEEE Trans Power Electron 32(11):8293–8311

    Article  Google Scholar 

  10. Chiang H-C, Lin F-J, Chang J-K, Chen K-F, Chen Y-L, Liu K-C (2016) Control method for improving the response of single-phase continuous conduction mode boost power factor correction converter. IET Power Electron 9(9):1792–1800

    Article  Google Scholar 

  11. Sundareswaran K, Devi V, Nadeem SK, Sreedevi VT, Palani S (2010) Buck-boost converter feedback controller design via evolutionary search. Int J Electron 97(11):1317–1327

    Article  Google Scholar 

  12. Chuang Y-C, Ke Y-L, Chuang H-S, Hu C-C (2010) Single-stage power-factor-correction circuit with flyback converter to drive LEDs for lighting applications. In: IEEE Industry Applications Society Annual Meeting (IAS). https://doi.org/10.1109/ias.2010.5614686

  13. Umamaheswari MG, Uma G, Vijayalakshmi KM (2011) Design and implementation of reduced-order sliding mode controller for higher-order power factor correction converters. IET Power Electron 4(9):984–992

    Article  Google Scholar 

  14. Umamaheswari MG, Uma G, Vijitha Redline (2012) Comparison of hysteresis control and reduced order linear quadratic regulator control for power factor correction using DC–DC Cuk converters. J Circuits Syst Comput 21(1):23–40

    Article  Google Scholar 

  15. Umamaheswari MG, Uma G, Isabella LA (2013) Analysis and design of digital predictive controller for PFC Cuk converter. J Comput Electron 13(1):142–154

    Article  Google Scholar 

  16. Al-Saffar MA, Ismail EH, Sabzali AJ, Fardoun AA (2008) An improved topology of SEPIC converter with reduced output voltage ripple. IEEE Trans Power Electron 23(5):310–321

    Article  Google Scholar 

  17. Chiang SJ, Shieh H-J, Chen M-C (2009) Modeling and control of PV charger system with SEPIC converter. IEEE Trans Ind Electron 56(11):4344–4353

    Article  Google Scholar 

  18. de Melo PF, Gules R, Romaneli EFR, Annunziato RC (2010) A modified SEPIC converter for high-power-factor rectifier and universal input voltage applications. IEEE Trans Power Electron 25(2):310–321

    Article  Google Scholar 

  19. Miwa BA, Otten DM, Schlecht MF (1992) High efficiency power factor correction using interleaving techniques. In: Proceedings of the 7th Annual IEEE applied power electronics conference and exposition. pp 557–568

  20. Premalatha R, Murugesan P (2015) Soft switching model of interleaved buck converter. J Theor Appl Inf Technol 74(1):131–134

    Google Scholar 

  21. Yonis M, Buswig Y, Abu Bakar A (2014) State-space derivation of an interleaved boost converter. In: The 2nd power and energy conversion symposium (PECS 2014) Melaka, Malaysia, pp 259–262

  22. Muhammad M, Armstrong M, Elgendy MA (2016) A nonisolated interleaved boost converter for high-voltage gain applications. IEEE J Emerg Sel Top Power Electron 4(2):352–362

    Article  Google Scholar 

  23. Sarwar A, Shahid A, Hudaif A, Gupta U, Wahab M (2017) Generalized state-space model for an n-phase interleaved buck-boost converter. In: 2017 4th IEEE Uttar Pradesh section international conference on electrical, computer and electronics (UPCON), pp 62–67

  24. Pragallapati N, Agarwal V (2015) Distributed PV power extraction based on a modified interleaved SEPIC for nonuniform irradiation conditions. IEEE J Photovolt 5(5):1442–1453

    Article  Google Scholar 

  25. da Silva Filho OC, de Almeida BR, de Souza Oliveira Júnior D, Neto TRF (2018) High-frequency isolated AC–DC–AC interleaved converter for power quality applications. IEEE Trans Ind Appl 54(5):4594–4602

    Article  Google Scholar 

  26. Zhongming Y, Greenfeld F, Liang Z (2008) Offline SEPIC converter to drive the high brightness white LED for lighting applications. In: Proceedings of 34th annual conference of IEEE electronics, 2008. IECON

  27. Tajuddin MFN, Rahim NA, Daut I, Ismail B, Mohammed MF (2009) State space averaging technique of power converter with digital PID controller. In: TENCON 2009–2009 IEEE region 10 conference

  28. Bastug M, Petreczky M, Wisniewski R, Leth J (2014) Model reduction by moment matching for linear switched systems. IEEE Trans Autom Control 34(7):1–14

    MATH  Google Scholar 

  29. Umamaheswari MG, Uma G, Vijayalakshmi KM (2013) Analysis and design of reduced-order sliding-mode controller for three-phase power factor correction using Cuk rectifiers. IET Power Electron 6(5):935–945

    Article  Google Scholar 

  30. Vishwakarma CB (2014) Modified Hankel matrix approach for model order reduction in time domain. Int J Math Comput Phys Electr Comput Eng 8(2):404–410

    Google Scholar 

  31. Sreekumar C, Agarwal V (2008) A hybrid control algorithm for voltage regulation in DC–DC boost converter. IEEE Trans Ind Electron 55:2530–2538

    Article  Google Scholar 

  32. Reddy JBV, Nagaraju S, Bhuvaneswari G, Singh B (2007) A simple control technique for single-SEPIC converter based multiple output SMPS with fully regulated and isolated outputs. Int J Electron 94(11):1005–1014

    Article  Google Scholar 

  33. Wang X, Wu M, Ouyang L, Tang Q (2010) The application of GA-PID control algorithm to DC–DC converter. In: Proceedings of 29th Chinese control conference (CCC), pp 3492–3496

  34. Saha SS, Majumdar B, Haldar T, Biswas SK (2006) Optimized design of a fully soft-switched boost-converter suitable for power factor correction. Int J Electron 93(11):755–768

    Article  Google Scholar 

  35. Ren HP, Zheng T (2010) Optimization design of power factor correction converter based on genetic algorithm. In: Proceedings of 2010 fourth international conference on genetic and evolutionary computing (ICGEC)

  36. Kessal A, Rahmani L (2014) Ga-optimized parameters of sliding-mode controller based on both output voltage and input current with an application in the PFC of AC/DC converters. IEEE Trans Power Electron 29(6):3159–3165

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical and Electronics Engineering, Rajalakshmi Engineering College, Affiliated to Anna University, Chennai, Tamil Nadu, 602 105, India

    C. Komathi & Mallapu Gopinath Umamaheswari

  2. Department of Electronics and Instrumentation Engineering, Sri Sairam Engineering College, Affiliated to Anna University, West Tambaram, Chennai, Tamil Nadu, 600 044, India

    C. Komathi

Authors
  1. C. Komathi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mallapu Gopinath Umamaheswari
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to C. Komathi.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Komathi, C., Umamaheswari, M.G. Analysis and design of genetic algorithm-based cascade control strategy for improving the dynamic performance of interleaved DC–DC SEPIC PFC converter. Neural Comput & Applic 32, 5033–5047 (2020). https://doi.org/10.1007/s00521-018-3944-9

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00521-018-3944-9

Keywords

Search

Navigation