Abstract
Modern smart phones are typically equipped with multicore processors. In this paper, we address the problem of determining schedulability of a real-time periodic taskset with fixed release offsets and possible release jitters on a multicore processor with global Fixed-Priority (FP) or EDF (Earliest Deadline First) scheduling algorithms, using the model-checker UPPAAL for Timed Automata. In addition to yes/no schedulability analysis for hard real-time systems, we also apply statistical model checking to estimate the probability of unschedulability for soft real-time systems, described with two statistical parameters (confidence and accuracy).
Similar content being viewed by others
References
Davis, R.I., Burns, A.: A survey of hard real-time scheduling for multiprocessor systems. ACM Comput. Surv. 43(4), 35 (2011)
Tindell, K.: Adding time-offsets to schedulability analysis. Technical report, University of York (1994)
Yomsi, P.M., Bertrand, D., Navet, N., Davis, R.L.: Controller area network (CAN): response time analysis with offsets. In: WFCS, pp. 43–52 (2012)
Amnell, T., Fersman, E., Mokrushin, L., Pettersson, P., Wang, Y.: Times: a tool for schedulability analysis and code generation of real-time systems. In: Larsen, K.G., Niebert, P. (eds.) FORMATS. Lecture Notes in Computer Science, vol. 2791, pp. 60–72. Springer (2003)
Fersman, E., Mokrushin, L., Petersson, P., Wang, Y.: Schedulability analysis of fixed-priority systems using timed automata. Theor. Comput. Sci. 354(2), 301–317
Waszniowski, L., Hanzalek, Z.: Formal verification of multitasking applications based on timed automata model. Real-Time Syst. 38(1), 39–65 (2008)
UPPAAL HELP. http://www.uppaal.org/ (2016)
Cicirelli, F., Furfaro, A., Nigro, L., Pupo, F.: Development of a schedulability analysis framework based on ptpn and uppaal with stopwatches. In: Boukerche, A., Cahill, V., El-Saddik, A., Theodoropoulos, G.K., Walshe, R. (eds.) DS-RT:57-64. IEEE Computer Society (2012)
Aske Wiid, B., Hansen, M.R., Madsen, J.: Models and formal verification of multiprocessor system-on-chips. J. Log. Algebraic Program. 77(1–2), 1–19 (2008)
David, A., Illum, J., Larsen, K.G., Skou, A.: Model-based framework for schedulability analysis using uppaal 4.1. In: Model-based Design for Embedded Systems, pp. 93–119 (2010)
Baker, T.P., Cirinei, M.: Brute-force determination of multiprocessor schedulability for sets of sopradic hard-deadline tasks. In: Tovar, E., Tsigas, P., Fouchal, H. (eds.) OPODIS, vol. 4878, pp. 62–75. Springer (2007)
Cordovilla, M., Boniol, F., Noulard, E., Pagetti, C.: Multiprocessor schedulability analyser. In: Chu, W.C., Wong, E.W., Palakal, M.J., Hung, C.-C. (eds.) SAC, pp. 735–741. ACM (2011)
Boudjadar, A., David, A., Kim, J.H., Kim, L.G., Mikucionis, M., Nyman, U., Skou, A.: Hierarchical scheduling framework based on compositional analysis using UPPAAL. In: Fiadeiro, J.L. (ed.) Proceedings of the Formal Aspects of Component Software, pp. 61–78. Springer (2014)
David, A., Larsen, K.G., Legay, A., Mikucionis, M.: Schedulability of Herschel-Planck revisited using statistical model checking. In: Margaria, T. (ed.) Proceedings of the Leveraging Applications of Formal Methods, Verification and Validation. Applications and Case Studies, pp. 293–307. Springer (2012)
Oguzcan, O., Broenink, J.F., Mader, A.: Schedulability analysis of timed CSP models using the pat model checker. In: Communicating Process Architectures. Open Channel Publishing Ltd (2012)
Carnevali, L., Pinzuti, A., Vicario, E.: Compositional verification for hierarchical scheduling of real-time systems. IEEE Trans. Softw. Eng. 39(5), 638–657 (2013)
Ericsson, C., Wall, A., Yi, W.: Timed automata as task models for event-driven systems. In: Proceedings of Nordic Workshop on Programming Theory (1998)
Fersman, E., Pettersson, P., Yi, W.: Timed automata with asynchronous processed: schedulability and decidability. In: Proceedings of TACAS02. LNCS, vol. 2280, pp. 67–82 (2002)
Schmitz, M.T., Al-Hashimi, B.M., Eles, P.: System-Level Design Techniques for Energy-Efficient Embedded Systems. Springer (2004). https://doi.org/10.1007/b106642
Clarke, EM., Zuliani, P.: Statistical model checking for cyber-physical systems. In: Proceedings of the 9th International Conference on Automated Technology for Verification and Analysis (ATVA’11), pp. 1–12. Taipei, Taiwan, 11–14 Oct 2011
David, A., Larsen, K.G., Legay, A., Mikucionis, M.: Schedulability of Herschel revisited using statistical model checking. Int. J. Softw. Tools Technol. Transf. 17(2), 187–199 (2015)
Christensen, S., Kristensen, L., Mailund, T.: A sweep-line method for state space exploration. In: TACAS, pp. 450–464 (2001)
Cassez, F., Larsen, K.G.: The impressive power of stopwatches. In: Palamidessi, C. (ed.) CONCUR. Lecture Notes in Computer Science, vol. 1877, pp. 138–152 (2000)
Acknowledgements
This research is supported by NSFC Project Grants Nos. 61672240 and 61402198.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Cai, H., Wu, H. An improved formalization analysis approach to determine schedulability of global multiprocessor scheduling based on symbolic safety analysis and statistical model checking in smartphone systems. Cluster Comput 22 (Suppl 2), 2543–2554 (2019). https://doi.org/10.1007/s10586-017-1319-0
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10586-017-1319-0