Skip to main content
SpringerLink
Log in

A Framework for Modeling the Distributed Deployment of Synchronous Designs

  • Published:
Formal Methods in System Design Aims and scope Submit manuscript

Abstract

Synchronous specifications are appealing in the design of large scale hardware and software systems because of their properties that facilitate verification and synthesis.When the target architecture is a distributed system, implementing a synchronous specification as a synchronous design may be inefficient in terms of both size (memory for software implementations or area for hardware implementations) and performance. A more elaborate implementation style where the basic synchronous paradigm is adapted to distributed architectures by introducing elements of asynchrony is, hence, highly desirable. Building on the tagged-signal model, we present a modeling for the distributed deployment of synchronous design. We offer a comparative exposition of various design approaches (synchronous, asynchronous, GALS, latency-insensitive, and synchronous programming) and we provide some insight on the role of signal absence in modeling synchronization in distributed concurrent systems. Finally, we compare two distinct methodologies, desynchronization and latency-insensitive design, and we elaborate on possible options to combine their results.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Benveniste A (2001) Some Synchronization Issues When Designing Embedded Systems From Components. In: Henzinger T, Kirsch C (eds) Embedded Software. Proc. of the First Intl. Workshop, EMSOFT 2001, vol. 2211 of LNCS, pp. 32–49

  2. Benveniste A, Caillaud B, Guernic PL (1999) From synchrony to asynchrony. In: Baeten J, Mauw S. (eds) CONCUR’99, vol. 1664 of LNCS, pp. 162–177

  3. Benveniste A, Caillaud B, Guernic PL (2000) Compositionality in dataflow synchronous languages: Specification & distributed code generation. Inform Comput 163:125–171

    Article  Google Scholar 

  4. Benveniste A, Carloni LP, Caspi P, Sangiovanni-Vincentelli AL (2003a) Heterogeneous Reactive Systems Modeling and Correct-by-Construction Deployment. In: Alur R, Lee I (eds) Proc. of the Third Intl. Conf. on Embedded Software (EMSOFT), vol. 2855 of LNCS, pp. 35–50

  5. Benveniste A, Caspi P, Edwards S, Halbwachs N, Guernic PL, de Simone R (2003b) The Synchronous Language Twelve Years Later. Proc. of the IEEE 91(1):64–83

    Article  Google Scholar 

  6. Benveniste A, Caspi P, Guernic PL, Marchand H, Talpin JP, Tripakis S (2002) A Protocol for Loosely Time-Triggered Architectures. In: Sifakis J, Sangiovanni-Vincentelli A (eds) Embedded Software. Proc. of the Second Intl. Workshop, EMSOFT 2002., vol. 2491 of LNCS, pp. 32–49

  7. Benveniste A, Guernic PL (1990) Hybrid Dynamical Systems Theory and the Signal Language. IEEE Trans Automatic Control 5:535–546

    Article  Google Scholar 

  8. Berry G (2000) The Foundations of Esterel. MIT Press

  9. Carloni LP (2004) Latency-Insensitive Design. Ph.D. thesis, University of California Berkeley, Electronics Research Laboratory, College of Engineering, Berkeley, CA 94720. Memorandum No. UCB/ERL M04/29

  10. Carloni LP, McMillan KL, Saldanha A, Sangiovanni-Vincentelli AL (1999a) A Methodology for “Correct-by-Construction” Latency Insensitive Design. In: Proc. Intl. Conf. on Computer-Aided Design, pp. 309–315

  11. Carloni LP, McMillan KL, Sangiovanni-Vincentelli AL (1999b) Latency Insensitive Protocols. In: Halbwachs N, Peled D. (eds) Proc. of the 11th Intl. Conf. on Computer-Aided Verification, vol. 1633. Trento, Italy, pp. 123–133

  12. Carloni LP, McMillan KL, Sangiovanni-Vincentelli AL (2001) Theory of Latency-Insensitive Design. IEEE Trans Comp-Aided Design of Integ Cir Syst 20(9):1059–1076

    Article  Google Scholar 

  13. Carloni LP, Sangiovanni-Vincentelli AL (2002) Coping with Latency in SOC Design. IEEE Micro 22(5):24–35

    Article  Google Scholar 

  14. Carloni LP, Sangiovanni-Vincentelli AL (2003) A Formal Modeling Framework for Deploying Synchronous Designs on Distributed Architectures. In: FMGALS 2003: First Intl. Workshop on Formal Methods for Globally Asynchronous Locally Synchronous Architectures, pp. 11–31

  15. Chapiro DM (1984) Globally-Asynchronous Locally-Synchronous Systems. Ph.D. thesis, Stanford University

  16. Cortadella J, Kondratyev A, Lavagno L, Sotiriou C (2003) A Concurrent Model for De-synchronization. In: Proc. Intl. Workshop on Logic Synthesis, pp. 294–301

  17. Edwards S, Lavagno L, Lee E, Sangiovanni-Vincentelli A (1997) Design of Embedded Systems: Formal Methods, Validation and Synthesis. Proc. of the IEEE 85(3):266–290

    Article  Google Scholar 

  18. Guernic PL, Talpin JP, Lann JCL (2003) Polychrony for System Design. J Cir, Syst Comp 12(3):261–303

    Article  Google Scholar 

  19. Halbwachs N, Caspi P, Raymond P, Pilaud D (1991) The synchronous data flow programming language LUSTRE. Proc. of the IEEE 79(9):1305–1320

    Article  Google Scholar 

  20. Jacobson H, Kudva P, Bose P, Cook P, Schuster S, Mercer E, Myers C (2002) Synchronous Interlocked Pipelines. In: 8th Intl. Symp. on Asynchronous Circuits and Systems

  21. Lee EA, Sangiovanni-Vincentelli A (1998) A Framework for Comparing Models of Computation. IEEE Trans Comp-Aided Design Integ Cir Syst 17(12):1217–1229

    Article  Google Scholar 

  22. Mousavi M, Guernic PL, Talpin J, Shukla SK, Basten T (2004) Modeling and Validating Globally Asynchronous Design in Synchronous Frameworks. In: Proc. European Design and Test Conf., pp. 384–389

  23. Potop-Butucaru D, Caillaud B, Benveniste A (2004) Concurrency in Synchronous Systems. In: Fourth Intl. Conf. on Application of Concurrency to System Design

  24. Talpin JP, Benveniste A, Caillaud B, Guernic PL (1999) Hierachical Normal Form for Desynchronization. Technical Report 3822, IRISA

  25. Talpin JP, Guernic PL, Shukla SK, Gupta R, Doucet F (2004) Formal Refinement-Checking in a System-Level Design Methodology. Fundamenta Informaticae, pp. 243–273

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science, Columbia University, New York, NY, 10027-6902, USA

    Luca P. Carloni

  2. EECS Department, University of California at Berkeley, Berkeley, CA, 94720-1770, USA

    Alberto L. Sangiovanni-Vincentelli

Authors
  1. Luca P. Carloni
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Alberto L. Sangiovanni-Vincentelli
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Luca P. Carloni.

Additional information

This research was supported in part by the NSF under the project ITR (CCR-0225610), the Gigascale System Research Center (GSRC), and by the European Commission under the projects COLUMBUS, IST-2002-38314, and ARTIST, IST-2001-34820.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Carloni, L.P., Sangiovanni-Vincentelli, A.L. A Framework for Modeling the Distributed Deployment of Synchronous Designs. Form Method Syst Des 28, 93–110 (2006). https://doi.org/10.1007/s10703-006-7842-x

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10703-006-7842-x

Keywords

Search

Navigation