Abstract
Power gating is a technique for low power design in which whole sections of the chip are powered off when they are not needed, and powered back on when they are. Functional correctness of power gating is usually checked at the system level, where the most widely used technique is simulation using pseudo-random stimuli. This normally entails running extremely expensive ternary simulations, in order to model the memory loss that occurs as a result of a memory element being powered off. We propose instead a methodology in which we prove sequential equivalence between the power gated design and a simplified version of itself, then use the simplified version in a binary simulation. We use a compositional approach that looks for partial equivalence of each unit under a suitable set of assumptions, guaranteed by the neighboring units. The partial equivalences are then composed into total equivalence on the whole chip. Our method is applicable to any power gated design, no matter the side effects (e.g., in timing of events across the interfaces) caused by the particular implementation of power gating.
Similar content being viewed by others
References
Baumgartner J, Mony H, Paruthi V, Kanzelman R, Janssen G (2006) Scalable sequential equivalence checking across arbitrary design transformations. In: Proceedings 24th international conference on computer design (ICCD 2006). IEEE, New York
van Eijk CAJ (2000) Sequential equivalence checking based on structural similarities. IEEE Trans Comput-Aided Des Integr Circuits Syst 19(7):814–819
Eisner C, Nahir A, Yorav K (2008) Functional verification of power gated designs by compositional reasoning. In: Proceedings 20th international conference on computer aided verification (CAV 2008). LNCS, vol 5123. Springer, Berlin, pp 433–445
Keating M, Flynn D, Aitken R, Gibbons A, Shi K (2007) Low power methodology manual. Springer, Berlin
Khasidashvili Z, Skaba M, Kaiss D, Hanna Z (2004) Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints. In: Proceedings 2004 international conference on computer-aided design (ICCAD 2004). IEEE Computer Society/ACM, Los Alamitos, pp 58–65
McMillan KL (1998) Verification of an implementation of Tomasulo’s algorithm by compositional model checking. In: Proceedings 10th international conference on computer aided verification (CAV 1998). LNCS, vol 1427. Springer, Berlin, pp 110–121
Pixley C (1992) A theory and implementation of sequential hardware equivalence. IEEE Trans Comput-Aided Des Integr Circuits Syst 11(12):1469–1478
RuleBasePE. http://www.haifa.ibm.com/projects/verification/RB_Homepage/
Wile B, Goss JC, Roesner W (2005) Comprehensive functional verification—the complete industry cycle. Elsevier, Amsterdam
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Eisner, C., Nahir, A. & Yorav, K. Functional verification of power gated designs by compositional reasoning. Form Methods Syst Des 35, 40–55 (2009). https://doi.org/10.1007/s10703-009-0077-x
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10703-009-0077-x