Amdahl’s Law is based upon two assumptions – that of boundlessness and homogeneity – and so it can fail when applied to single chip heterogeneous multiprocessor designs, and even microarchitecture. We show that a performance increase in one part of the system can negatively impact the overall performance of the system, in direct contradiction to the way Amdahl’s Law is instructed. Fundamental assumptions that are consistent with Amdahl’s Law are a heavily ingrained part of our computing design culture, for research as well as design. This paper points in a new direction. We motivate that emphasis should be made on holistic, system level views instead of divide and conquer approaches. This, in turn, has relevance to the potential impacts of custom processors, system-level scheduling strategies and the way systems are partitioned. We realize that Amdahl’s Law is one of the few, fundamental laws of computing. However, its very power is in its simplicity, and if that simplicity is carried over to future systems, we believe that it will impede the potential of future computing systems.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Are Single-Chip Multiprocessors in Reach? IEEE Design and Test, 18(1):82–89 (Jan–Feb 2001).
Wolf W., (March 2003). How Many System Architectures?. IEEE Computer 36(3):93–95
Austin T., Blaauw D., Mahlke S., Mudge T., Chakrabarti C., Wolf W., (May 2004). Mobile Supercomputers. IEEE Computer 37(5):81–83
W. Cesario, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A. A. Jerraya, and M. Diaz-Nava, Component-Based Design Approach for Multicore SoCs, DAC, Proceedings of the 39th Design Automation Conference, New Orleans, LA, pp. 789–794 (June 2002).
Sangiovanni-Vincentelli A., Martin G., (Nov–Dec 2001). Platform-Based Design and Software Design Methodology for Embedded Systems. IEEE Design and Test 18(6):23–33
Rowen C., Engineering the Complex SoC, Prentice Hall (2004).
D. Goodwin and D. Petkov, Microprocessor Architecture: Automatic Generation of Application Specific Processors, CASES, Proceedings of the 2003 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, San Jose, CA, pp. 137–147 (October 2003).
Mihal A., Kulkami C., Moskewicz M., Tsai M., Shah N., Weber S., Yujia J., Vissers K., Sauer C., Malik S., (Nov–Dec 2002). Developing Architectural Platforms: A Disciplined Approach. IEEE Design and Test 19(6):6–16
N. Clack, H. Zhong, and S. Mahlke, Processor Acceleration Through Automated Instruction Set Customization, Proceedings of the 36th Annual International Symposium on Microarchitecture, San Diego, CA, pp. 129–140 (December 2003).
Tensilica Inc., Xtensa Product Brief, http://www.tensilica.com (2002).
G. M. Amdahl, Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities, Proc. AFIPS Spring Joint Computer Conf. 30, Atlantic City, NJ 30: 483–485 (April 1967)
J. L. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach, 3rd Ed., Morgan Kaufmann, pp. 40–41 (2003).
J. Paul, A. Bobrek, J. Nelson J. Pieper, and D. Thomas, Schedulers as Model-based Design Elements in Programmable Heterogeneous Multiprocessors, DAC, Proceedings of the 41st Design Automation Conference, San Diego, CA, pp. 287–292 (June 2004).
Karim F., Mellan A., Nguyen A., Aydonat U., Abdelrahman T., (May–June 2004). A Multilevel Computing Architecture for Embedded Multimedia Applications. IEEE Micro 24(3): 56–66
P. Hofstee and M. Day, Hardware and Software Architectures for the Cell Processor, Proceedings of the 3rd International Conference on Hardware/Software Codesign and System Synthesis, Jersey City, NJ, pp. 19–21 (September 2005).
D. Pham, T. Aipperspach, D. Boerstler, M. Bolliger, R. Chaudhry, D. Cox, P. P. Harvey, H. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, M. Pham, J. Pille, S. Posluszny, M. Riley, D. Stasiak, M. Suzuoki, O. Takahashi, J. Warnock, S. Weitzel, D. Wendel, and K. Yazawa, Overview of the Architecture, Circuit Design, and Physical Implementation of a First-Generation Cell Processor, IEEE Journal of Solid State Circuits, 41(1):179–196 (2006).
Schulte M.J., Glossner J., Jinturkar S., Moudgill M., Mamidi S., Vassiliadis S., (2006). A Low-Power Multithreaded Processor for Software Defined Radio. Journal of VLSI Signal Processing 41:143–159
J. Madsen, K. Virk and M. J. Gonzales, A SystemC-Based Abstract Real-Time System Model for Multiprocessor Systems-on-Chip, in Multiprocessor Systems-on-Chip, A. Jerraya and W. Wolf eds., Morgan Kaufmann (2004).
Buttazzo G., (May 2006). Achieving Scalability in Real-Time Systems. IEEE Computer 39(5): 54–59
K. L. Heo, S. M. Cho, J. H. Lee and M. H. Sunwoo, Applcation-Specific DSP Architecture for Fast Fourier Transform, ASAP, Proceedings of the 14th International Conference on Application-Specific Systems, Architectures, and Processors, The Hauge, The Netherlands, pp. 369–377 (June 2003).
Embedded Microprocessor Benchmark Consortium, http://www.eembc.org
Paul J.M., Donald E. (August 2006). Thomas and Alex Bobrek, Scenario-Oriented Design for Heterogeneous Multiprocessors. IEEE Transactions on VLSI 14(8):868–880
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Paul, J.M., Meyer, B.H. Amdahl’s Law Revisited for Single Chip Systems. Int J Parallel Prog 35, 101–123 (2007). https://doi.org/10.1007/s10766-006-0028-8
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10766-006-0028-8