Abstract
A technique for implementing totally symmetric Boolean functions using hierarchical modules is presented. First, a simple cellular module is designed for synthesizing unate symmetric functions. The structure is universal, admits a recursive design, and uses only 2-input AND-OR gates. A universal test set of size (n 2/8 + 3n/4) for detecting all single stuck-at faults can be easily determined for an n-input module, where n = 2k, k ≥ 3. General symmetric functions are then realized following a unate decomposition method. The synthesis procedure guarantees full robust path-delay fault testability in the circuit. Experimental results on several symmetric functions reveal that the hardware cost of the proposed design is low, and the number of paths in the circuit is reduced significantly compared to those of earlier designs. Results on circuit area and delay for a few benchmark examples are also reported.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
D.L. Dietmeyer, “Generating Minimal Covers of Symmetric Function,” IEEE TCAD, Vol. 12, No. 5, pp. 710–713, 1993.
W. Ke and P.R. Menon, “Delay-Testable Implementations of Symmetric Functions,” IEEE TCAD, Vol. 14, pp. 772–775, 1995.
S. Chakraborty, S. Das, D.K. Das, and B.B. Bhattacharya, “Synthesis of Symmetric Functions for Path-Delay Fault Testability,” IEEE TCAD, Vol. 19, pp. 1076–1081, September 2000.
Z. Kohavi, Switching and Finite Automata Theory, McGraw-Hill, New York, 1977.
Y.X. Yang and B. Guo, “Further enumerating boolean functions of cryptographic significance,” J. Cryptology, Vol. 8, No. 3, pp. 115–122, 1995.
S.L. Hurst, “Digital Summation Threshold Logic Gates: A New Circuit Element,” IEE Proc., Vol. 120, No. 11, pp. 1301–1307, 1973.
J. Ja′ Ja′ and S.M. Wu, “A New Approach to Realize Partially Symmetric Functions,” Tech. Rep. SRC TR 86–54, Dept. EE, University of Maryland, 1986.
H. Rahaman, D.K. Das, and B.B. Bhattacharya, “A Simple Delay-Testable Design of Digital Summation Threshold Logic (DSTL) Array,” in Proc. 5th International Workshop on Boolean Problems, Freiberg, Germany, September 2002.
H. Rahaman, D.K. Das, and B.B. Bhattacharya, “A New Synthesis of Symmetric Functions,” in Proc. Int. Conf. ASP-DAC/VLSI Design, 2002, pp. 160–165.
E.M. Sentovich, et al., “SIS: A Sequential System for Sequential Circuit Synthesis,” Technical Report UCB/ERL m92/41. Electronic Research Laboratory, University of California, Berkeley, May 1992.
M. Perkowski, P. Kerntopf, A.Buller, M.C.-Jeske, A. Mishchenko, X. Song, A. Al-Rabadi, L.Jozwiak, A. Coppola, and B. Massey, “Regularity and Symmetry as a Base for Efficient Realization of Reversible Logic Circuits,” Manuscript, 2001.
P. Picton, “Modified Fredkin Gates in Logic Design,” Microelectronics Journal, Vol. 25, pp. 437–441, 1994.
G.L. Smith, “Model for Delay Faults Based Upon Paths,” in Proc. Int. Test Conf., 1985, pp. 342– 349.
C.J. Lin and S.M. Reddy, “On Delay Fault Testing in Logic Circuits,” IEEE Trans. CAD, Vol. CAD-6, pp. 694–703, Sept. 1987.
R. Betancourt, “Derivation of Minimum Test Sets for Unate Logic circuits,” IEEE Trans. Comput., Vol. C-20, pp. 1264–1269, 1971.
S. B. Akers, “Universal Test Sets for Logic Networks,” IEEE Trans. Comput., Vol. C-22, pp. 835–839, 1973.
S.M. Reddy, “Complete Test Set for Logic Functions,” IEEE Trans. Comput., Vol. C-22, pp. 1016–1020, Nov. 1973.
U. Sparmann, et al., “Minimal Delay Test for Unate Gate Networks,” in Proc. Asian Test Symp., pp. 10–16, 1997.
H. Kim and J.P. Hayes, “Realization-Independent ATPG for Designs with Unimplemented Blocks,” IEEE Trans. CAD, Vol. 20, pp. 290–306, Feb. 2001.
S. Yang, “Logic Synthesis and Optimization Benchmarks Guide,” Technical Report 1991-IWLS-UG-Saeyang, Microelectronics Center of North Carolina.
Author information
Authors and Affiliations
Corresponding author
Additional information
Hafizur Rahaman received the Bachelor of Electrical Engineering degree from the Bengal Engineering College, Calcutta University, India in 1986, the Master degree in Electrical Engineering, and the Ph.D. degree in computer science and engineering from the Jadavpur University, Calcutta, India in 1988 and 2003 respectively. He is currently chairing the Department of Information Technology, Bengal Engineering and Science University, Shibpur, India. His research interest includes logic synthesis and testing of VLSI circuits, fault-tolerant computing, and quantum computing. He has published several papers in well-known international journals and in reputed conference proceedings. He served in the Organizing Committee of the International Conference on VLSI Design in 2000 and 2005, and as the Registration Chair of the 2005 Asian Test Symposium (ATS), in Kolkata.
Debesh K. Das received the Bachelor and Master degrees in electronics and telecommunication engineering, and the Ph.D. degree in computer science and engineering all from the Jadavpur University, Calcutta, India in 1982, 1984, and 1997 respectively. He is currently full professor at the Department of Computer Science and Engineering, Jadavpur University. He visited the University of Potsdam, Germany, the Asian Institute of Technology, Bangkok, the Abdus Salam International Center for Theoretical Physics, Trieste, Italy, and the Nara Institute of Science and Technology, Japan. His research work primarily focuses on logic synthesis and testing of VLSI circuits and fault-tolerant computing. He has published numerous papers in archival journals and refereed international conference proceedings. He served in the Organizing Committee of the International Conference on VLSI Design in 2000 and 2005. He also served as the Organizing Chair of the 2005 Asian Test Symposium (ATS).
Bhargab B. Bhattacharya received the B.Sc. degree in physics from the Presidency College, Calcutta, the B.Tech. and M.Tech. degrees in radiophysics and electronics, and the Ph.D. degree in computer science all from the University of Calcutta, India. Since 1982, he has been on the faculty of the Indian Statistical Institute, Calcutta, where currently he is full professor. He held visiting professorship at the University of Nebraska-Lincoln, USA, and at the University of Potsdam, Germany. In 2005, he visited the Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur as VSNL Chair Professor. His research and teaching interest includes logic synthesis, testing and physical design of VLSI circuits, nanotechnology, graph and geometric algorithms, and image processing architecture. He is author of more than 180 papers published in archival journals and refereed conference proceedings, and inventor of 8 United States patents. Currently, he is collaborating with Intel Corporation, USA, and IRISA, France, for development of image processing hardware, chip layout analysis and design, and reconfigurable parallel computing tools.
Dr. Bhattacharya is a Fellow of the Indian National Academy of Engineering, a Fellow of the National Academy of Sciences, India, and a recipient of the VASVIK Award for Electronic Sciences and Technology. He is on the editorial board of the Journal of Circuits, Systems, and Computers (World Scientific, Singapore, and the Journal of Electronic Testing—Theory and Applications (Springer).
Rights and permissions
About this article
Cite this article
Rahaman, H., Das, D.K. & Bhattacharya, B.B. Implementing Symmetric Functions with Hierarchical Modules for Stuck-At and Path-Delay Fault Testability. J Electron Test 22, 125–142 (2006). https://doi.org/10.1007/s10836-006-6674-3
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/s10836-006-6674-3