Skip to main content
SpringerLink
Log in

Checkers’ No-Harm Alarms and Design Approaches to Tolerate Them

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In this paper we analyze the probability that transient faults, multiple or single, affecting a checker of a self-checking circuit (with particular reference to the case of circuits using the two-rail code, the parity code, the Berger code and the Bose–Lin code) give rise to no-harm alarms, here defined as indications of errors neither denoting the presence of an incorrect word at the output of the functional block, nor denoting the presence of checker internal faults possibly compromising its ability to discriminate input codewords from input non-codewords. Differently from all other error indications, no-harm alarms could be conveniently ignored (or tolerated) by the system, with no need to adopt any recovery strategy upon their reception, otherwise for instance leading to exclude the self checking circuit from the whole system, or to degrade system’s performance. A new property (No-Harm Alarm Robustness) is defined for checkers, allowing to discriminate “true” error indications from no-harm alarms. A possible approach to design checkers featuring such a property is proposed. The behavior of the derived checkers has been verified by means of electrical level simulations, and their costs are discussed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Anderson DA (1971) Design of self-checking digital network using coding techniques. Tech Report R-527, CSL, University of Illinois

  2. Anderson DA, Metze G (1973) Design of totally self-checking circuits for m-out-of-n codes. IEEE Trans Comput C-22:263–269

    Article  Google Scholar 

  3. Baumann RC (2001) Soft errors in advances semiconductor devices—part I: the three radiation sources. IEEE Trans Device Mater Reliability 1(1):17–22

    Article  Google Scholar 

  4. Berger JM (1961) A note on error detection codes for asymmetric channels. Inform Contrib 4:68–73

    Article  MATH  Google Scholar 

  5. Bose B, Lin, DJ (1985) Systematic unidirectional error-detecting codes. IEEE Trans Comput 1026–1032

  6. Hsieh CM, Murley PC, O’Brien RR (1983) Collection of charge from α-particle tracks in silicon devices. IEEE Trans Electron Devices ED-30:686–693

    Article  Google Scholar 

  7. Kang S, Chu D (1986) CMOS Circuit design for the prevention of single event upset. In: Proceedings of the IEEE International Conference on Computer Design, October. IEEE, Piscataway, pp 385–388

  8. Lantz L (1996) Soft errors induced by Alfa particles. IEEE Trans Reliability 45:174–179

    Article  Google Scholar 

  9. Messenger GC (1982) Collection of charge on junction nodes from ion tracks. IEEE Trans Nucl Sci NS-29(6):2024–2031

    Article  Google Scholar 

  10. Nicolaidis M (1994) Fault secure property versus strongly code disjoint checkers. IEEE Trans CAD 13(5):651–658

    Google Scholar 

  11. Nicolaidis M, Courtois B (1988) Strongly code disjoint checkers. IEEE Trans Comput 37:263–269

    Article  Google Scholar 

  12. Omaña M, Papasso G, Rossi D, Metra, C (2003) A model for transient fault propagation in combinatorial logic. In: Proceedings of the IEEE International On-Line Testing Symposium (IOLTS 2003). IEEE, Piscataway, pp 111–115

  13. Omaña M, Rossi D, Metra C (2003) Novel transient fault hardened static latch. In: Proceedings of the IEEE International Test Conference. IEEE, Piscataway, 886–892

  14. Omaña M, Rossi D, Metra C (2004) Model for transient fault susceptibility of combinational circuits. J Electron Test Theory Appl 20:501–509

    Article  Google Scholar 

  15. Omaña M, Losco O, Metra C, Pagni A (2005) On the selection of unidirectional error detecting codes for self-checking circuits area overhead and performance optimization. In: Proceedings of the 11th IEEE International On-Line Testing Symposium, 6–8 July 2005. IEEE, Piscataway, pp 163–168

  16. Pradhan, DK (1986) Fault-tolerant computing-theory and techniques. Prentice Hall, Englewood Cliffs

    Google Scholar 

  17. Rossi D, Omaña M, Toma F, Metra, C (2005) Multiple transient faults in logic: an issue for next generation ICs? In: Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, October. IEEE, Piscataway, pp 352–360

  18. Rossi D, Omaña M, Metra C, Pagni A (2006) Checker no–harm alarm robustness. In: Proceedings of the 12th IEEE International On-Line Testing Symposium (IOLTS 2006). IEEE, Piscataway, pp 10–12

  19. Ziegler JF, et al (1996) IBM Experiments in soft fails in computer electronics (1978–1978). IBM J Res Dev 40(1):3–18

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. D.E.I.S. University of Bologna, Viale Risorgimento 2, 40136, Bologna, Italy

    Daniele Rossi, Martin Omaña & Cecilia Metra

Authors
  1. Daniele Rossi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Martin Omaña
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Cecilia Metra
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Daniele Rossi.

Additional information

Responsible Editor: N. A. Touba

Work partially supported by AST-STMicroelectronics (Agrate, Italy), and Italian Education, University and Research Ministry, PRIN Project 2004098099

Rights and permissions

Reprints and permissions

About this article

Cite this article

Rossi, D., Omaña, M. & Metra, C. Checkers’ No-Harm Alarms and Design Approaches to Tolerate Them. J Electron Test 24, 93–103 (2008). https://doi.org/10.1007/s10836-007-5031-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-007-5031-5

Keywords

Search

Navigation