Abstract
For reducing the test application time and required tester pins per device, we propose the use of multi-valued logic (MVL) signals, which increases data rate between the device under test (DUT) and automatic test equipment (ATE). An MVL signal sends multiple bits of information per clock cycle on a physical channel. Conversion of signals between binary and MVL is accomplished by digital to analog and analog to digital converters available in the mixed-signal technology. To support MVL test application and avoid reliability issues, we add necessary modifications on ATE and DUT sides. Theoretical calculation and a prototype experiment demonstrate significant data rate increase. We integrate the proposed MVL technique into test methodologies involving reduced pin-count test (RPCT) for multi-core system-on-chip (SoC) and test compression. An actual automatic test equipment (ATE) based test of a DUT shows notable reduction in test application time with MVL test application.
Similar content being viewed by others
References
AD557: Low cost, complete μP-Compatible 8-Bit DAC, analog devices. www.analog.com/static/imported-files/data_sheets/AD557.pdf, accessed on 04/22/2015
AD7822: 3V/5V, 2MSPS, 8-bit sampling ADC, analog devices. www.analog.com/static/imported-files/data_sheets/AD7822_7825_7829.pdf, accessed on 04/22/2015
Advantest R&D Center Inc. OPENSTAR Test Programming Language (OTPL) (2003) Advantest Corporation technical publication
Altera: DE2 development and education board, http://www.altera.com/education/univ/materials/boards/de2/unv-de2-board.html, accessed on 04/22/2015
Basu K, Mishra P (2010) Test data compression using efficient bitmask and dictionary selection methods. IEEE Trans Very Large Scale Integration Syst 18(9):1277–1286
Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer
Cadence: Encounter DFT architect, http://www.cadence.com/rl/Resources/datasheets/6083_EncTestArch_DS2.pdf, accessed on 04/22/2015
Chakravadhanula K, Chickermane V, Pearl D, Garg A, Khurana R, Mukherjee S, Nagaraj P (2013) SmartScan - hierarchical test compression for pin-limited low power designs. In: Proceedings of IEEE international test conference. Paper 4.2
Chandra A, Kapur R, Kanzawa Y (2009) Scalable Adaptive Scan (SAS). In: Proceedings of design, automation and test in Europe conference and exhibition, pp 1476–1481
Chillarige S, Virdi S, Malik A, Chakravadhanula K, Chickermane V, Swenton J, Vandling G (2015) A novel failure diagnosis approach for low pin count and low power compression architectures. In: Proceedings of 24th IEEE North Atlantic test workshop, pp 43–48
Greshishchev Y, Pollex D, Wang S-C, Besson M, Flemeke P, Szilagyi S, Aguirre J, Falt C, Ben-Hamida N, Gibbins R, Schvan P (2011) A 56GS/S 6b DAC in 65nm CMOS with 256x6b Memory. In: IEEE solid-state circuits conference digest of technical papers, pp 194–196
Gustavsson M, Wikner JJ, Tan NN (2000) CMOS data converters for communications. Springer
Kavousianos X, Kalligeros E, Nikolos D (2007) Optimal selective Huffman coding for test-data compression. IEEE Trans Comput 56(8):1146–1152
Koob JC, Ung SA, Cockburn BF, Elliott DG (2011) Design and characterization of a multilevel DRAM. IEEE Trans Very Large Scale Integration Syst 19(9):1583–1596
Kull L, Toifl T, Schmatz M, Francese P, Menolfi C, Braendli M, Kossel M, Morf T, Andersen T, Leblebici Y (2014) A 90GS/s 8b 667mW 64 interleaved SAR ADC in 32nm Digital SOI CMOS. In: IEEE international solid-state circuits conference digest of technical papers, pp 378–379
LabVIEW: System design software, national instruments., http://www.ni.com/labview/, accessed on 04/22/2015
Li B. (2015) Digital testing with multi-valued logic signals. PhD thesis, Auburn University, Alabama
Li B, Agrawal VD (2015) Multivalued logic for reduced pin count and multi-site SoC testing. In: Proceedings of 24th IEEE North Atlantic test workshop, pp 49–54
Li B, Zhang B, Agrawal VD Testing with reduced ATE channels. In: 23rd IEEE North Atlantic test workshop, 2014. http://www.eng.auburn.edu/∼vagrawal/TALKS/NATW14/natw14_Li.pdf, accessed on 04/22/2015
Li B, Zhang B, Agrawal VD (2015) Adopting multi-valued logic for reduced pin-count testing. In: Proceedings of 16th Latin-American test symposium
Li L, Chakrabarty K (2003) Test data compression using dictionaries with fixed-length indices. In: Proceedings of 21st IEEE VLSI test symposium, pp 219–224
Li T, Ni Q, Malone D, Leith D, Xiao Y, Turletti T (2009) Aggregation with fragment retransmission for very high-speed WLANs. IEEE/ACM Trans Netw 17(2):591–604
Lin C-H, Bult K. (Dec. 1998) A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2. IEEE J Solid State Circuits 33(12):1948–1958
Mentor Graphics: tessent testkompress, http://www.mentor.com/products/silicon-yield/products/testkompress/, accessed on 04/22/2015
Mochizuki A, Hanyu T (2005) A 1.88ns 54×54-bit multiplier in 0.18μm CMOS based on multiple-valued differential-pair circuitry. In: Symposium on VLSI circuits digest of technical papers, pp 264–267
Moreau J, Droniou T, Lebourg P, Armagnat P (2009) Running scan test on three pins: yes we can!. In: Proceedings of IEEE international test conference. Paper 18.1
Murmann B (2013) A/D converter circuit and architecture design for high-speed data communication. In: Proceedings of custom integrated circuits conference, pp 1–78
Murmann B. ADC Performance Survey 1997-2013, http://www.stanford.edu/∼murmann/adcsurvey.html, accessed on 04/22/2015
Nakajima T, Yaguchi T, Sugimura H (2012) An ATE architecture for implementing very high efficiency concurrent testing. In: Proceedings of IEEE international test conference. Paper7.1
Nelson V.P. Functional IC Test with the Advantest T2000GS System. http://www.eng.auburn.edu/∼nelson/courses/elec7950/T2000%20Seminar%20Spring2014.pdf, accessed October 20, 2015 (VLSI Design & Test Seminar, ECE Dept., Auburn University, January 15, 2014)
NI ELVIS: Educational design and prototyping platform, national instruments, http://www.ni.com/nielvis/, accessed on 04/22/2015
Rajski J, Tyszer J, Kassab M, Mukherjee N (May 2004) Embedded deterministic test. IEEE Trans Comput Aided Des Integr Circuits Syst 23(5):776–792
Sanghani A, Yang B, Natarajan K, Liu C (2011) Design and implementation of a time-division multiplexing scan architecture using serializer and deserializer in GPU chips. In: Proceedings of 29th IEEE VLSI test symposium, pp 219–224
Song B, Kim K, Lee J, Burm J (Feb. 2013) A 0.18- μm CMOS 10-Gb/s Dual-Mode 10-PAM serial link transceiver. IEEE Trans Circuits Syst 60(2):457–468
Synopsys: High quality, low cost test, http://www.synopsys.com/Tools/Implementation/RTLSynthesis/Test/Documents/dftmax_ds.pdf, accessed on 04/22/2015
Takahashi Y, Maeda A (2011) Multi domain test: novel test strategy to reduce the cost of test. In: Proceedings of 29th IEEE VLSI test symposium, pp 303–308
Tehranipoor M, Nourani M, Arabi K, Afzali-Kusha A (2004) Mixed RL-huffman encoding for power reduction and data compression in scan test. In: Proceedings of international symposium circuits and systems, vol 2, pp 681–684
Test and Test Equipment. In: International Technology roadmap for semiconductors 2011 Edition, 2011. www.itrs.net/Links/2011ITRS/2011Chapters/2011Test.pdf
Touba NA (2006) Survey of test vector compression techniques. IEEE Des Test Comput 23(4):294–303
Volkerink E, Khoche A, Kamas L, Rivoir J, Kerkhoff H (2001) Tackling test trade-offs from design, manufacturing to market using economic modeling. In: Proceedings of IEEE international test conference, pp 1098–1107
Vranken G, Waayers T, Fleury H, Lelouvier D (2001) Enhanced reduced pin-count test for full-scan design. In: Proceedings of IEEE international test conference, pp 738–747
Volkerink E, Khoche A, Rivoir J, Hilliges K (2002) Test economics for multi-site test with modern cost reduction techniques. In: Proceedings of 20th IEEE VLSI test symposium, pp 411–416
Walck C (2007) Handbook on statistical distributions for experimentalists. University of Stockholm, Particle Physics Group, pp 69-143, http://www.stat.rice.edu/~dobelman/textfiles/DistributionsHandbook.pdf, accessed on November 10, 2015
Wang L-T, Wu C-W, Wen X (2006) VLSI test principles and architectures. Morgan Kaufmann
Acknowledgment
This research was supported in part by the National Science Foundation Grant CCF-1116213.
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: L. M. Bolzani Pöhls
Research reported in this paper is derived from a PhD dissertation [17]. Parts of this work have been presented at 16th IEEE Latin American Test Symposium, 2015 [20], 24th IEEE North Atlantic Test Workshop, 2015 [18] and 223rd IEEE North Atlantic Test Workshop, 2014 [19].
Rights and permissions
About this article
Cite this article
Li, B., Agrawal, V.D. Applications of Mixed-Signal Technology in Digital Testing. J Electron Test 32, 209–225 (2016). https://doi.org/10.1007/s10836-016-5576-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-016-5576-2