Skip to main content
Log in

Exploiting Multi-Phase On-Chip Voltage Regulators as Strong PUF Primitives for Securing IoT

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

The physical randomness of the flying capacitors in the multi-phase on-chip switched-capacitor (SC) voltage converter is exploited as a novel strong physical unclonable function (PUF) primitive for IoT authentication. Moreover, for the strong PUF we devised, an approximated constant input power is achieved against side-channel attacks and a non-linear transformation block is utilized to scramble the high linear relationship between the input challenges and output responses against machine-learning attacks. The results show that the novel strong PUF primitive we designed achieves a nearly 51.3% inter-Hamming distance (HD) and 98.5% reliability while maintaining a high security level against both side-channel and machine-learning attacks.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

Notes

  1. As demonstrated in Fig. 3, the output voltage of an SC converter is a periodical signal. Therefore, the voltage component of \(V_{out,i,j}\) related with the timing t can be unfolded with Fourier series.

  2. w1, \(w_{2}\), ..., \(w_{32}\) control the activation behaviors of the switches \(W_{i,1}\), Wi,2, ... \(W_{i,32}\), respectively. If \(w_{j}= 1\), the switches \(W_{1,j}\) and \(W_{2,j}\) are turned on, and vice versa.

References

  1. Alkatheiri MS, Zhuang Y (2017) Towards fast and accurate machine learning attacks of feed-forward arbiter PUFs. In: Proceedings of Dependable and Secure Computing, Taipei, Taiwan, pp 181–187

  2. Gao Y, Ma H, Abbott D, Al-Sarawi SF (2017) PUF Sensor: Exploiting PUF unreliability for secure wireless sensing. IEEE Trans Circuits Syst Regul Pap 64(9):2532–2543

    Article  Google Scholar 

  3. He Z, Wan M, Deng J, Bai C, Dai K (2018) A reliable strong PUF based on switched-capacitor circuit. IEEE Trans Very Large Scale Integr VLSI Syst 26(6):1073–1083

    Article  Google Scholar 

  4. Khedkar G, Kudithipudi D, Rose GS (2015) Power profile obfuscation using nanoscale memristive devices to counter DPA attacks. IEEE Trans Nanotechnol 14(1):26–35

    Article  Google Scholar 

  5. Levi I, Keren O, Fish A (2015) Data-dependent delays as a barrier against power attacks. IEEE Trans Circuits Syst Regul Pap 62(8):2069–2078

    Article  MathSciNet  Google Scholar 

  6. Liu Y, Jiang J, Ki WH (2017) A multiphase switched-capacitor DC-DC converter ring with fast transient response and small ripple. IEEE J Solid State Circuits 52(2):579–591

    Article  Google Scholar 

  7. Liu Y, Jiang J, Ki WH, Yue CP, Sin SW, SP U, Martins RP (2015) 20.4 A 123-phase DC-DC converter-ring with fast-DVS for microprocessors. In: Proceedings of International Solid-State Circuits Conference (ISSCC), San Francisco, United States, pp 1–3

  8. Luo Y, Cui A, Qu G, Li H (2016) A new countermeasure against scan-based side-channel sttacks. In: Proceedings of International Symposium on Circuits and Systems (ISCAS), Montreal, Canada, pp 1722–1725

  9. Qu M, Chang Y (2016) Irradiation side-channel attack on cyptographic chip. In: Proceedings of International Conference on Integrated Circuits and Microsystems (ICICM), Chengdu, China, pp 41–45

  10. Rührmair U, Sehnke F, Sölter J, Dror G, Devadas S, Schmidhuber J (2010) Modeling attacks on physical unclonable functions. In: Proceedings of conference on Computer and communications security (CCS), Chicago, Illinois, USA, pp 237–249

  11. Rührmair U, Xu X, Sölter J, Mahmoud A, Majzoob M, Koushanfar F, Burleson W (2014) Efficient power and timing side channels for physical unclonable functions. In: Proceedings of International Workshop on Cryptographic Hardware and Embedded Systems (CHES), Busan, Korea, pp 476–492

    Google Scholar 

  12. Sahoo DP, Nguyen PH, Mukhopadhyay D, Chakraborty RS (2015) A case of lightweight PUF constructions: Cryptanalysis and machine learning attacks. IEEE Trans Comput Aided Des Integr Circuits Syst 34(8):1334–1343

    Article  Google Scholar 

  13. Santiago L, Patil VC, Prado CB, Alves TAO, Marzulo LAJ, Franca FMG, Kundu S (2017) Realizing strong PUF from weak PUF via neural computing. In: Proceedings of Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Cambridge, United Kingdom, pp 1–6

  14. Tanaka Y, Bian S, Hiromoto M, Sato T (2018) Coin flipping PUF: a novel PUF with improved resistance against machine learning attacks. IEEE Trans Circuits Syst Express Briefs 65(5):602–606

    Article  Google Scholar 

  15. Uzun O, Köse S (2014) Converter-gating: a power efficient and secure on-chip power delivery system. IEEE J Emerging Sel Top Circuits Syst 4(2):169–179

    Article  Google Scholar 

  16. Wan M, He Z, Han S, Dai K, Zou X (2015) An invasive-attack-resistant PUF based on switched-capacitor circuit. IEEE Trans Circuits Syst Regul Pap 62(8):2024–2034

    Article  MathSciNet  Google Scholar 

  17. Xu X, Rahmati A, Holcomb DE, Fu K, Burleson W (2015) Reliable physical unclonable functions using data retention voltage of SRAM cells. IEEE Trans Comput Aided Des Integr Circuits Syst 34(6):903–914

    Article  Google Scholar 

  18. Yanambaka VP, Mohanty SP, Kougianos E (2018) Making use of manufacturing process variations: A dopingless transistor based-PUF for hardware-assisted security. IEEE Trans Semicond Manuf 31(2):285–294

    Article  Google Scholar 

  19. Yao Y, Kim M, Li J, Markov IL, Koushanfar F (2013) ClockPUF: Physical unclonable functions based on clock networks. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, pp 422–427

  20. Yu W, Chen J (2018) Masked AES PUF: a new PUF against hybrid SCA/MLAs. IET Electron Lett 54(10):618–620

    Article  Google Scholar 

  21. Yu W, Köse S (2016) A voltage regulator-assisted lightweight AES implementation against DPA attacks. IEEE Trans Circuits Syst Regul Pap 63(8):1152–1163

    Article  MathSciNet  Google Scholar 

  22. Yu W, Köse S (2017) Implications of noise insertion mechanisms of different countermeasures against side-channel attacks. In: Proceedings of International Symposium on Circuits and Systems (ISCAS), Baltimore, United States, pp 1–4

  23. Yu W, Köse S (2017) A lightweight masked AES implementation for securing IoT against CPA attacks. IEEE Trans Circuits Syst Regul Pap 64(11):2934–2944

    Article  MathSciNet  Google Scholar 

  24. Zhou C, Parhi KK, Kim CH (2017) Secure and reliable XOR arbiter PUF design: An experimental study based on 1 trillion challenge response pair measurements. In: Proceedings of Design Automation Conference (DAC), Austin, Texas, pp 1–6

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Weize Yu.

Additional information

Responsible Editor: T. Xia

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Yu, W., Wen, Y., Köse, S. et al. Exploiting Multi-Phase On-Chip Voltage Regulators as Strong PUF Primitives for Securing IoT. J Electron Test 34, 587–598 (2018). https://doi.org/10.1007/s10836-018-5746-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-018-5746-5

Keywords

Navigation