Skip to main content
Log in

Design of Approximate Subtractors and Dividers for Error Tolerant Image Processing Applications

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Approximate computing is a promising technique for energy-efficient Very Large Scale Integration (VLSI) system design and best suited for error resilient applications, such as signal processing and multimedia. Approximate computing reduces accuracy, but still provides significant and faster results with low power consumption. It is attractive for arithmetic circuits. Four approximate subtractors are proposed based on the approximate computing at logic level using Karnaugh map (K-map) simplification. This paper deals with the design approach of various approximate subtractors and dividers for image processing to tolerate the minimal loss of quality. The proposed designs offer better error tolerant capabilities for image processing

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3

Similar content being viewed by others

References

  1. Gupta V, Mohapatra D, Anand Raghunathan A, Roy K (2013) Low-power digital signal processing using approximate adders, IEEE Trans. Computer-Aided Des. Integr. Circuits System. 32(1):87-97

    Article  Google Scholar 

  2. Han J, Orshansky ME (2013) Approximate Computing: An Emerging Paradigm for Energy-Efficient Design, in Proc. 18th IEEE European Test Symp. (ETS)

  3. Li C, Luo W, Sapatnekar SS, Hu J (2015) Joint precision optimization and high level synthesis for approximate computing, Proc. 52nd Design Automation Conference (DAC)

  4. Wolf M (2014) High-Performance Embedded Computing: Architectures, Applications, and Methodologies (Second Edition), Morgan Kaufmann

  5. Oberman SF, Flynn MJ (1997) Division algorithms and implementations. IEEE Trans. Comput. 46(8):833–854

    Article  MathSciNet  Google Scholar 

  6. Chen L, Han J, Liu W, Lombardi F (2016) On the Design of Approximate Restoring Dividers for Error-Tolerant Applications, IEEE Transaction on Computers 65(8):2522-2533

    Article  MathSciNet  Google Scholar 

  7. Jiang H, Liu C, Liu L, Lombardi F, Han J (2017) A review, Classification and Comparative Evaluation of Approximate Arithmetic Circuits. ACM J Engineering Technol. Computing Syst.13(4): 60-1--60-37

    Article  Google Scholar 

  8. Almurib HAF, Nandha Kumar T, Lombardi F (2018) Approximate DCT Image Compression Using Inexact Computing, IEEE Transactions on Computers, 67(2):149-159

    Article  MathSciNet  Google Scholar 

  9. Lu M (2004) Arithmetic and Logic in Computer Systems, John Wiley& Sons

  10. Liang J, Han J, Lombardi F (2013) New Metrics for the Reliability of Approximate and Probabilistic Adders, IEEE Transactions on Computers 62(9): 1760–1771

    Article  MathSciNet  Google Scholar 

  11. Wang Z, Bovik AC, Sheikh HR, Simoncelli EP (2004) Image Quality Assessment: From Error Visibility to Structural Similarity. IEEE Trans. Image Processing 13(4): 600–612

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Anusha Gorantla.

Additional information

Responsible Editor: S. T. Chakradhar

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Gorantla, A., Deepa, P. Design of Approximate Subtractors and Dividers for Error Tolerant Image Processing Applications. J Electron Test 35, 901–907 (2019). https://doi.org/10.1007/s10836-019-05837-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-019-05837-5

Keywords

Navigation