Abstract
Multi-site measurement (testing) increases throughput and reduces production test costs by simultaneously testing multiple chips. However, as the number of test sites is increased (to maximize throughput further), site-to-site variation in analog and mixed-signal circuits test measurement inevitably increases to levels causing mis-trim and/or misclassification of the device under test (DUT). This work proposes a practical and low-cost approach to effectively identify and correct pronounced site-to-site variation inherent in multi-site test data. Assuming the test hardware is stationary or time-invariant, the measured chip parameter at a site is modeled as a weak nonlinear function of the true parameter for that site. A polynomial transform-based method is proposed to identify this systematic nonlinearity. The approximate inverse function of the identified nonlinearity is then applied to the measurements at the issue sites to remove the effect of the induced hardware systematic errors. This approach is practical and cost-effective as it enables continued use of existing hardware, avoids expensive root-cause analysis, and re-fabrication of multi-site test boards. It improves yield by achieving more accurate chip measurements and reduces test escapes. The accuracy and robustness of the method are confirmed after application to simulated and real-world industrial test data.
Similar content being viewed by others
Availability of Data
The data that support the findings of this study are available from Texas Instruments Inc, but restrictions apply to the availability of these data, which were used under license for the current study, and so are not publicly available. Data are however, available from the authors upon reasonable request and with permission of Texas Instruments Inc.
References
Alici G, Shirinzadeh B (2005) A systematic technique to estimate positioning errors for robot accuracy improvement using laser interferometry based sensing. Mech Mach Theory 40(8):879–906. https://doi.org/10.1016/j.mechmachtheory.2004.12.012
Arpaia P, Cennamo F, Daponte P (1999) An error correction technique for scan conversion-based transient digitizers. IEEE Trans Instrum Meas 48(4):785–792. https://doi.org/10.1109/19.779172
Bajurko PR (2014) Calibration of the measurement system using picoseconds pulses. In Proc. 20th International Conference on Microwaves, Radar and Wireless Communications (MIKON) 1–4. https://doi.org/10.1109/MIKON.2014.6899857
Boning DS et al (2008) Variation. IEEE Trans Semicond Manuf 21(1):63–71. https://doi.org/10.1109/TSM.2007.913194
Bruce I, Farayola PO, Chaganti SK, Obaidi AO, Sheikh A, Ravi S, Chen D (2021) An ordinal optimization-based approach to die distribution estimation for massive multi-site testing validation: a case study. In Proc. IEEE European Test Symposium (ETS) 1–4. https://doi.org/10.1109/ETS50041.2021.9465402
Chen X, Tung Y-K (2003) Investigation of polynomial normal transform. Struct Saf 25(4):423–445. https://doi.org/10.1016/S0167-4730(03)00019-5
Cheng H, Zhang L, Yan T, Zhou Q, He H, Zeng P (2015) Reliability evaluation of wind integrated composite power system based on third-order polynomial normal transformation. In Proc. 5th International Conference on Electric Utility Deregulation and Restructuring and Power Technologies (DRPT) 472–477. https://doi.org/10.1109/DRPT.2015.7432307
Cheng KC-C et al (2021) Machine Learning-Based Detection Method for Wafer Test Induced Defects. IEEE Trans Semicond Manuf 34(2):161–167. https://doi.org/10.1109/TSM.2021.3065405
Cheon S, Lee H, Kim CO, Lee SH (2019) Convolutional Neural Network for Wafer Surface Defect Classification and the Detection of Unknown Defect Class. IEEE Trans Semicond Manuf 32(2):163–170. https://doi.org/10.1109/TSM.2019.2902657
Ciganda Brasca LM et al (2011) A parallel tester architecture for accelerometer and gyroscope MEMS calibration and test. J Electron Test 27(3):389–402. https://doi.org/10.1007/s10836-011-5210-2
Farayola PO, Bruce I, Chaganti SK, Obaidi AO, Sheikh A, Ravi S, Chen D (2021) Systematic Hardware Error Identification and Calibration for Massive Multisite Testing. Proc. IEEE International Test Conference (ITC) 2021:304–308. https://doi.org/10.1109/ITC50571.2021.00042
Farayola PO, Bruce I, Chaganti SK, Sheikh A, Ravi S, Chen D (2021) Massive multi-site variability-aware die distribution estimation for analog/mixed-signal circuits test validation. In Proc. 16th International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS) 1–6. https://doi.org/10.1109/DTIS53253.2021.9505144
Farayola PO, Bruce I, Chaganti SK, Sheikh A, Ravi S, Chen D (2022) The least-squares approach to systematic error identification and calibration in semiconductor multisite testing. In Proc. IEEE 40th VLSI Test Symposium (VTS). pp. 1–7. https://doi.org/10.1109/VTS52500.2021.9794216
Farayola PO, Chaganti SK, Obaidi AO, Sheikh A, Ravi S, Chen D (2020) Quantile – quantile fitting approach to detect site to site variations in massive multi-site testing. In Proc. IEEE 38th VLSI Test Symposium (VTS) 1–6. https://doi.org/10.1109/VTS48691.2020.9107616
Farayola PO, Chaganti SK, Obaidi AO, Sheikh A, Ravi S, Chen D (2021) Detection of Site to Site Variations From Volume Measurement Data in Multi-site Semiconductor Testing. IEEE Trans Instrum Meas 70:1–12. https://doi.org/10.1109/TIM.2021.3051666
Ferrari P, Angenieux G (2000) Calibration of a time-domain network analyzer: a new approach. IEEE Trans Instrum Meas 49(1):178–187. https://doi.org/10.1109/19.836331
Hashempour H, Meyer FJ, Lombardi F (2005) Analysis and evaluation of multi-site testing for VLSI. IEEE Trans Instrum Meas 54(5):1770–1778. https://doi.org/10.1109/TIM.2005.855099
He S-G, Wang GA, Cook DF (2011) Multivariate measurement system analysis in multi-site testing: An online technique using principal component analysis. Expert Syst Appl 38(12):14602–14608. https://doi.org/10.1016/j.eswa.2011.05.022
Headrick TC (2002) Fast fifth-order polynomial transforms for generating univariate and multivariate nonnormal distributions. Comput Stat Data Anal 40(4):685–711. https://doi.org/10.1016/S0167-9473(02)00072-5
Imoto K, Nakai T, Ike T, Haruki K, Sato Y (2019) A CNN-Based Transfer Learning Method for Defect Classification in Semiconductor Manufacturing. IEEE Trans Semicond Manuf 32(4):455–459. https://doi.org/10.1109/TSM.2019.2941752
Kore I, Schuffenhauer B, Demmerle F, Neugebauer F, Pfahl G, Rautmann D (2011) Multi-site test of RF transceivers on low-cost digital ATE. In 2011 IEEE International Test Conference 1–10. https://doi.org/10.1109/TEST.2011.6139142
Kulovic K, Margala M (2012) Time-Based Embedded Test Instrument with Concurrent Voltage Measurement Capability. J Electron Test 28(5):653–671. https://doi.org/10.1007/s10836-012-5299-y
Lan L, Guo K, Shen Y, Yang H (2021) Research and implementation of two-axis antenna shafting error calibration based on calibration satellite. In Proc. 13th International Conference on Communication Software and Networks (ICCSN) 150–154. https://doi.org/10.1109/ICCSN52437.2021.9463617
Lehner T, Kuhr A, Wahl M, Brück R (2014) Site dependencies in a multi-site testing environment. In Proc. 19th IEEE European Test Symposium (ETS) 1–6. https://doi.org/10.1109/ETS.2014.6847808
Ma X, Lombardi F (2006) Multi-site and multi-probe substrate testing on an ATE. In Proc. 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems 495–506. https://doi.org/10.1109/DFT.2006.45
O’Donoghue G, Gomez-Uribe CA (2008) A Statistical Analysis of the Number of Failing Chips Distribution. IEEE Trans Semicond Manuf 21(3):342–351. https://doi.org/10.1109/TSM.2008.2001208
Seo S, Lee Y-W, Lim H, Kang S (2020) Advanced Low Pin Count Test Architecture for Efficient Multi-Site Testing. IEEE Trans Semicond Manuf 33(3):391–403. https://doi.org/10.1109/TSM.2020.2994182
Tung YK, You L, Yoo C (2019) Third-order polynomial normal transform applied to multivariate hydrologic extremes. Water 11(3). https://doi.org/10.3390/w11030490
Volkerink EH, Khoche A, Rivoir J, Hilliges KD (2003) Modern Test Techniques: Tradeoffs, Synergies, and Scalable Benefits. J Electron Test 19(2):125–135. https://doi.org/10.1023/A:1022829321216
Wang F-K (2008) Process Yield With Measurement Errors in Semiconductor Manufacturing. IEEE Trans Semicond Manuf 21(2):279–284. https://doi.org/10.1109/TSM.2008.2000270
Wang R, Zhang L, Chen N (2019) Spatial Correlated Data Monitoring in Semiconductor Manufacturing Using Gaussian Process Model. IEEE Trans Semicond Manuf 32(1):104–111. https://doi.org/10.1109/TSM.2018.2883763
Yu H, Ye L, Guo Y, Su S (2021) An Effective In-Field Calibration Method for Triaxial Magnetometers Based on Local Magnetic Inclination. IEEE Trans Instrum Meas 70:1–9. https://doi.org/10.1109/TIM.2020.3010671
Zhang L, Heaton D, Largey H (2005) Low cost multi-site testing of quadruple band GSM transceivers. In Proc. IEEE International Conference on Test 7–411. https://doi.org/10.1109/TEST.2005.1583999
Zhang Z-Q, Yang G-Z (2015) Micromagnetometer Calibration for Accurate Orientation Estimation. IEEE Trans Biomed Eng 62(2):553–560. https://doi.org/10.1109/TBME.2014.2360335
Zhao Y-G, Tong M-N, Lu Z-H, Xu J (2020) Monotonic Expression of Polynomial Normal Transformation Based on the First Four L-Moments. J Eng Mech 146(7):06020003. https://doi.org/10.1061/(ASCE)EM.1943-7889.0001787
Zhikun S, Zurong Q, Chenglin W, Xinghua L (2015) A New Method for Circular Grating’s Eccentricity Identification and Error Compensation. In Proc. Fifth International Conference on Instrumentation and Measurement, Computer, Communication and Control (IMCCC) 360–363. https://doi.org/10.1109/IMCCC.2015.83
Zou B, Xiao Q (2014) Solving Probabilistic Optimal Power Flow Problem Using Quasi Monte Carlo Method and Ninth-Order Polynomial Normal Transformation. IEEE Trans Power Syst 29(1):300–306. https://doi.org/10.1109/TPWRS.2013.2278986
Acknowledgment
The authors will like to thank Texas Instruments Incorporated and Semiconductor Research Corporation (SRC) for their support, collaboration, and sponsorship.
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
Conflict of Interest
I certify no actual or potential conflict of interest about this article The authors declare that they have no known competing financial interests or personal relationships that could influence the work reported in this paper.
Additional information
Responsible Editor: A. Ivanov
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
Farayola, P.O., Bruce, I., Chaganti, S.K. et al. A Polynomial Transform Method for Hardware Systematic Error Identification and Correction in Semiconductor Multi-Site Testing. J Electron Test 38, 637–651 (2022). https://doi.org/10.1007/s10836-022-06039-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-022-06039-2