Abstract
In deep sub-micron era, many semiconductor fabrication process variations highly relate to uniformity of IC layout design. Chemical-polishing process and Flash Lamp Anneal (FLA) are two of the crucial processes aiming to increase uniformity of IC. Dummy filling is an efficient and effective Design for Manufacturability method for increasing layout uniformity by filling non-functional dummy shapes onto unoccupied area and thus reducing pattern-induced process variation. However, none are design for the thermal effects of FLA process. FLA process annealed the wafer in high temperature (1250°C) in a few milliseconds. Wafer surface emissivity determines the amount of heat absorption during FLA process. The temperature variation of FLA process induced by surface emissivity variation of IC layout results in shifts of transistors’ electrical parameters. This paper proposed to use genetic algorithm to minimize the emissivity variation of IC layout by filling a series of prescribed dummy patterns with various emissivity. The experimental results from twenty test cases show that 35% emissivity variation reductions can be achieved and moreover the observed temperature deviation during FLA is under 2.8%.
Similar content being viewed by others
References
Ahsan, I. et al. (2006). RTA-driven intra-die variations in stage delay, and parametric sensitivities for 65 nm technology. In VLSI Symposium on Technology (pp. 170–171).
Chang, K. J., Chou, J. J., Li, H. C., & Chang, K. C. (2008). Impact quantification of the dummy metal fills on nanometer VLSI designs for DFM. In IEEE International Symposium on VLSI Design, Automation and Test (pp. 291–294).
Chen Y., Kahng A. B., Robins G., Zelikovsky A. (2002) Area fill synthesis for uniform layout density. IEEE Transactions on Computer-Aided Design of Integrated 21: 1132–1147
Chien C. F., Hsu C. Y. (2006) A novel method for determining machine subgroups and backups with an empirical study for semiconductor manufacturing. Journal of Intelligent Manufacturing 17: 429–439
Colin A., Morin P., Cacho F., Bono H., Beneyton R., Bidaud M., Mathiot D., Fogarassy E. (2008) Simulation of the sub-melt laser anneal process in 45 CMOS technology-application to the thermal pattern effects. Materials Science and Engineering 154–155: 31–34
Doong, K. Y. Y., Lin, K. C., Tseng, T. C., Lu, Y. C., Lin, S. C., Hung, L. J., Ho, P. S., Hsieh, S., Young, K. L., & Liang, M. S. (2004). Electrical characterization of model-based dummy feature insertion in Cu interconnects. In Proceedings of International Conference on Microelectronic Test Structures (pp. 87–92).
Faminan J. M. (2009) A fitness-based weighting mechanism for multiciteria flowshop scheduling using genetic algorithm. International Journal of Advanced Manufacturing Technology 43: 939–948
Feng, L. M., Wang, Y., & Markle, D. A. (2006). Minimizing pattern dependency in millisecond annealing. International Workshop on Junction Technology (pp. 25–30).
Guo Z. X., Wong W. K., Leung S. Y. S., Fan J. T., Chan S. F. (2008) A genetic-algorithm-based optimization model for scheduling flexible assembly lines. International Journal of Advanced Manufacturing Technology 36: 156–168
Hung, W. L., Xie, Y., Vijaykrishnan, N., Addo-Quaye, C., Theocharides, T., & Irwin, M. J., et al. (2005). Thermal-aware floorplanning using genetic algorithms. In International Symposium on Quality Electronic Design (pp. 634–639).
Kahng A. B., Samadi K. (2008) CMP fill synthesis: A survey of recent studies. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20: 3–19
Kubo, T., Sukegawa, T., & Kase, M. (2008). Total temperature fluctuation of a patterned wafer in the millisecond annealing. In IEEE International Conference on Advanced Therm Processing of Semiconductors (pp. 195–199).
Kubo, T., Sukegawa, T., Takii, E., Yamamoto, T., Satoh, S., & Kase, M., et al. (2007). First quantitative observation of local temperature fluctuation in millisecond annealing. IEEE International Conference on Advanced Therm Processing of Semiconductors (pp. 321–326).
Kuhn K., Kenyon C., Kornfeld A., Liu M., Maheshwari A., Shih W. K., Sivakumar S., Taylor G., Vandervoorn P., Zawadzki K. (2008) Managing process variation in Intel’s 45 nm CMOS technology. Intelligent Technology Journal 12: 93–110
Li T. S., Huang C. L., Wu Z. Y. (2006) Data mining using genetic programming for construction of a semiconductor manufacturing yield rate prediction system. Journal of Intelligent Manufacturing 17: 355–361
Mathworks (2009). Genetic algorithm and direct search toolbox 2 user’s guide. http://www.mathworks.com/access/helpdesk/help/pdf_doc/gads/gads_tb.pdf. Accessed 6 October 2009.
McMahon R. A., Smith R. A., Seffen K. A., Voelskow M., Anwand W., Skorupa W. (2007) Flash-lamp annealing of semiconductor materials—applications and process models. Vacuum 81: 1301–1305
Scgnelli, D., Grant, C., Carrig, K., Kemerer, T. T., Landis, H., McDevitt, T., Sucharitaves, J., Tsai, E., Kumar, M., & Pastel, P. (2007). Pattern density methodology using IBM foundry technologies. In Electronic Components and Technology Conference (pp. 1300–1307).
Sivanandam, S. N., & Deepa, S. N. (2008). Introduction to Genetic Algorithms. doi:10.1007/9783540731900.
Tian R., Wong D. F., Boone R. (2001) Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20: 902–910
Ye, Y., Liu, F., Chen, M., Cao, Y. (2009). Variability analysis under layout pattern-dependent rapid-thermal annealing process. In Design Automation Conference (pp. 551–556).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Lin, S.C., Liu, S.F. & Chen, F.L. Using genetic algorithm to optimize the dummy filling problem of the flash lamp anneal process in semiconductor manufacturing. J Intell Manuf 23, 775–785 (2012). https://doi.org/10.1007/s10845-010-0429-9
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10845-010-0429-9