Skip to main content
SpringerLink
Log in

Integrated circuit-packet switching NoC with efficient circuit setup mechanism

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

Reducing the NoC power is critical for scaling up the number of nodes in future many-core systems. Most NoC designs adopt packet-switching to benefit from its high throughput and excellent scalability. These benefits, however, come at the price of the power consumption and latency overheads of routers. Circuit-switching, on the other hand, enjoys a significant reduction in power and latency of communication by directing data over pre-established circuits, but the relatively large circuit setup time and low resource utilization of this switching mechanism is often prohibitive. In this paper, we address one of the major problems of circuit-switching, i.e. the circuit setup time overhead, by an efficient and fast algorithm based on the time-division multiplexing scheme. We then further improve the performance by reserving circuits for anticipated messages, and hence completely hide circuit setup time. To address the low resource utilization problem, we integrate the proposed circuit-switching into a packet-switched NoC and use unused circuit resources to transfer packet-switched data. Evaluation results show considerable reduction in NoC power consumption and packet latency.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Stefan R, Molnos A, Goossens K (2012) dAElite: a TDM NoC supporting QoS, multicast, and fast connection set-up. IEEE Trans Comput 99:1–10

    Google Scholar 

  2. Lu Z, Jantsch A (2008) TDM virtual-circuit configuration for network-on-chip. IEEE Trans Very Large Scale Integr Syst 16(8):1021–1034

  3. Teimouri N et al (2013) Power and performance efficient partial circuits in packet-switched networks-on-chip. In: Proceedings of PDP. pp 509–513

  4. Teimouri N et al (2011) Energy-optimized on-chip networks using reconfigurable shortcut paths. In: Proceedings of ARCS. pp 231–242

  5. Modarressi M et al (2012) Virtual point-to-point connections in NoCs. IEEE Trans Comput Aided Des Integr Circuits Syst 29:855–868

    Article  Google Scholar 

  6. Modarressi M et al (2011) Application-aware topology reconfiguration for on-chip networks. IEEE Trans Very Large-scale Integrat Circuits Syst 19(11):2010–2022

    Article  Google Scholar 

  7. Stefan R, Goossens K (2011) A TDM slot allocation flow based on multipath routing in NoCs. Elsevier Microprocess Microsyst 35(2):130–138

    Article  Google Scholar 

  8. Hansson A, Goossens K, Radulescu A (2007) A unified approach to constrained mapping and routing on network-on-chip architectures. In: Proceedings of CODES+ISSS. pp 75–80

  9. Liu S et al (2012) Parallel probing: dynamic and constant time setup procedure in circuit switching NoC. In: Proceedings of DATE. pp 1289–1294

  10. Winter M, Fettweis GP (2011) Guaranteed service virtual channel allocation in NoCs for run-time task scheduling. In: Proceedings of DATE. pp 5–8

  11. Pham P et al (2010) Design and implementation of backtracking wave-pipeline switch to support guaranteed throughput in network-on-chip. IEEE Trans VLSI 20(2):270–283

  12. Modarressi M, Sarbazi-Azad H, Arjomand M (2009) An SDMbased hybrid packet-circuit-switched on-chip network. In: Proceedings of DATE

  13. Chang K et al (2005) A low-power crossroad switch architecture and its core placement for network-on-chip. In: Proceedings of ISLPED

  14. Enright Jerger N et al (2007) Circuit-switched coherence. IEEE Comput Archit Lett 6(1)

  15. Abousamra A et al (2012) Déjà Vu switching for multiplane NoCs. In: Proceedings of NOCS. pp 9–18. Accessed Sept 2014

  16. Abousamra A et al (2013) Proactive circuit allocation in multiplane NoCs. In: Proceedings of DAC. pp 1,10

  17. Murali S, Atienza D, Benini L, De Micheli G (2007) A method for routing packets across multiple paths in NoCs with in-order delivery and fault tolerance guarantees. VLSI Des J

  18. Stefan R, Goossens K (2011) Enhancing the security of time-division multiplexing networks-on-chip through the use of multipath routing. In: Proceedings of the 4th international workshopon network on chip architectures. pp 57–62. Accessed Sept 2014

  19. Stefan R, Goossens K (2009) Multi-path routing in time-division-multiplexed networks on chip. In: Proceedings of international conference on very large scale integration (VLSI-SoC). pp 109–114

  20. Lu Z, Jantsch A (2007) Slot allocation using logical networks for TDM virtual circuit configuration for network-on-chip. In: Proceedings of ICCAD. pp 18–25. Accessed Sept 2014

  21. Hansson A, Coenen M, Goossens K (2007) Channel trees: reducing latency by sharing time slots in time-multiplexed networks on chip. In: Proceedings of CODES+ISSS. pp 149–154

  22. Marescaux T, Bricke B, Debacker P, Nollet V, Corporaal H (2005) Dynamic time-slot allocation for QoS enabled networks on chip. In: Proceedings of workshop on embedded systems for real-timemultimedia. pp 47–52

  23. Bjerregaard T, Sparsø J (2005) A router architecture for connection oriented service guarantees in the MANGO clockless network-on-chip. In: Proceedings of DATE, vol 2. pp 1226–1231

  24. Goossens K, Dielissen J, Radulescu A (2005) The æthereal network on chip: concepts, architectures, and implementations. IEEE Des Test Comput 22(5):414–421

    Article  Google Scholar 

  25. Ou P et al (20130) A 65nm 39GOPS/W 24-core processor with 11Tb/s/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array. In: Proceedings of ISSCC

  26. Mullins R et al (2004) Low-latency virtual-channel routers for on-chip networks. In: Proceedings of ISCA. pp 188–199

  27. Booksim NoC simulator (2013) http://nocs.stanford.edu/booksim.html

  28. Kahng A et al (2012) Explicit modeling of control and data for improved NoC router estimation. In: Proceedings of DAC

  29. Amit A et al (2008) Towards ideal on-chip communication using express virtual channels. IEEE Micro Top Picks 28(1):80–90

  30. SPLASH-2 (2013) http://www.flash.stanford.edu/apps/SPLASH

  31. Hardavellas N, Ferdman M, Falsafi B, Ailamaki A (2011) Toward dark silicon in servers. IEEE Micro 31(4):6–15

    Article  Google Scholar 

  32. Flexus simulator (2013) http://parsa.epfl.ch/simflex/flexus.html

  33. Moscibroda T et al (2009) A case for bufferless routing in on-chip networks. In: Proceedings of ISCA

Download references

Author information

Authors and Affiliations

  1. School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran

    Farhad Pakdaman, Abbas Mazloumi & Mehdi Modarressi

  2. School of Computer Science, Institute for Research in Fundamental Science (IPM), Tehran, Iran

    Mehdi Modarressi

Authors
  1. Farhad Pakdaman
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Abbas Mazloumi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Mehdi Modarressi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mehdi Modarressi.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Pakdaman, F., Mazloumi, A. & Modarressi, M. Integrated circuit-packet switching NoC with efficient circuit setup mechanism. J Supercomput 71, 2787–2807 (2015). https://doi.org/10.1007/s11227-014-1337-0

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11227-014-1337-0

Keywords

Search

Navigation