Abstract
Space–time adaptive processing (STAP) has an enormous computational complexity which has confined its practical applications. In this paper, we present an implementation based on field programmable gate array (FPGA) for the most computationally intensive portion of STAP, which is the adaptive weights calculation. This involves solving a set of linear equations that uses the radar return data. In the proposed architecture, QR decomposition block is the most computationally part which is parameterized by vector size to create a trade-off between the hardware resources consumption and delay. To achieve an efficient and high-speed structure, the architecture is simulated and implemented in two cases: single-vector and multi-vector. Results show that the calculation time of weights in single-vector design is less than that of multi-vector case. The delay of weights for 6 × 8 × 120 data cube using vector size of 17 and the maximum clock frequency of 259 MHz is 139 μs, and GFLOPs/Watt is 3.89 for implementation on Arria 10 floating point FPGA. Therefore, the presented approach can realize the real-time requirement and floating point computation of the adaptive weights for STAP.
Similar content being viewed by others
References
Charitopoulos G, Koidis I, Papadimitriou K, Pnevmatikatos D (2017) Run-time management of systems with partially reconfigurable FPGAs. Integr VLSI J 57:34–44. https://doi.org/10.1016/j.vlsi.2016.11.008
Klemm R (2002) Principles of space–time adaptive processing. IEE radar, sonar, navigation and avionics. IEE Press, London
Melvin WL (2004) A stap overview. IEEE Aerosp Electron Syst Mag 19(1):19–35. https://doi.org/10.1109/MAES.2004.1263229
Richards MA (2005) Fundamentals of radar signal processing. Tata McGraw-Hill Education, New York
Guerci JR (2003) Space time adaptive processing for radar. Artech House, Norwood
Gawande NA, Manzano JB, Tumeo A, Tallent NR, Kerbyson DJ, Hoisie A (2015) Power and performance trade-offs for space time adaptive processing. In: IEEE 26th International Conference on Application-Specific Systems, Architectures and Processors, (2015). https://doi.org/10.1109/asap.2015.7245703
Paulus AS, Melvin WL, Himed B (2016) Performance and computational trades for RD-STAP algorithms in challenging detection environments. In: IEEE Radar Conference (RadarConf, 2016). https://doi.org/10.1109/radar.2016.7485078
Lebak JM, Bojanczyk AW (2000) Design and performance evaluation of a portable parallel library for space–time adaptive processing. IEEE Trans Parallel Distrib Syst 11(3):287–298. https://doi.org/10.1109/71.841744
Choudhary A, Liao W-K, Weiner D, Varshney P, Linderman R, Linderman M (2000) R. Brown, Design, implementation and evaluation of parallel pipelined STAP on parallel computers. IEEE Trans Aerosp Electron Syst 36(2):528–548. https://doi.org/10.1109/7.845238
Liao WK, Choudhary A, Weiner D, Varshney P (2005) Performance evaluation of a parallel pipeline computational model for space–time adaptive processing. J Supercomput 31(2):137–160. https://doi.org/10.1007/s11227-005-0039-z
Rajan K, Patnik LM (2003) Implementation of STAP algorithms on IBM SP2 and on ADSP 21062 dual digital signal processor systems. Microprocess Microsyst 27(4):221–227
Shao Y-B, Wang Y-L, Dend Y, Li Q (2006) The universal implementation of space–time adaptive processing. In: International Conference on Radar (2006), https://doi.org/10.1109/icr.2006.343382
Xikun F, Yongliang W (2006) Real-time implementation of airborne radar space–time adaptive processing on multi-DSP system. In: International Conference on Radar (2006). https://doi.org/10.1109/icr.2006.343374
Dikmese S, Kavak A, Kucuk K, Sahin S, Tangel A, Dincer H (2010) Digital signal processor against field programmable gate array implementations of space–code correlator beamformer for smart antennas. IET Microw Antennas Propag 4(5):593–599. https://doi.org/10.1049/iet-map.2009.0151
Dikmese S, Kavak A, Kucuk K, Sahin S, Tangel A (2011) FPGA based implementation and comparison of beamformers for CDMA2000. Wireless Pers Commun 57(2):233–253. https://doi.org/10.1007/s11277-009-9855-4
Mahmood ZU, Alam M, Jamil K, Al-Hekail ZO (2013) FPGA implementation of space–time adaptive processing (stap) algorithm for target detection in passive radars. In: Progress in Electromagnetics Research C 35: 35–48 (2013). https://doi.org/10.2528/pierc12101003
Jarrah A, Jamali M (2013) Software tool for efficient FPGA design of direct data domain approach for space–time adaptive processing. Electron Lett 49(13):789–791. https://doi.org/10.1049/el.2013.1307
Li Q, Cao JS, Pei X (2014) Real-time and extensible calculation of STAP weights on FPGA. In: 12th International Conference on Signal Processing (ICSP) 425–428 (2014). https://doi.org/10.1109/icosp.2014.7015041
Reed IS, Mallett JD, Brennan LE (1974) Rapid convergence rate in adaptive arrays. IEEE Trans Aerosp Electron Syst AES 10(6):853–863. https://doi.org/10.1109/taes.1974.307893
Tang B, Zhang Y, Tang J, Peng Y (2013) Close form maximum likelihood covariance matrix estimation under a knowledge-aided constraint. IET Radar Sonar Navig 7(8):904–913. https://doi.org/10.1049/iet-rsn.2012.0309
Tong Y, Wang T, Wu J (2015) Improving EFA-STAP performance using persymmetric covariance matrix estimation. IEEE Trans Aerosp Electron Syst 51(2):924–936. https://doi.org/10.1109/TAES.2015.130264
Fuyu T, Tong W, Jianxin W, Bowen L (2016) Improved accuracy of estimated covariance matrix with a novel approach based on STAP. In: IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC, 2016). https://doi.org/10.1109/icspcc.2016.7753670
Langhammer M (2008) High performance matrix multiply using fused datapath operators. In: 42nd Asilomar Conference on Signals, Systems and Computers, (Proceeding of IEEE, 2008) 153–159. https://doi.org/10.1109/acssc.2008.5074382
Jervis M (2010) Advances in DSP design tool flows for FPGAs. In: Military Communications Conference (2010) 2041–2046. https://doi.org/10.1109/milcom.2010.5680454
Golub GH, Van Loan CF (1996) Matrix computations, 3rd edn. Johns Hopkins University Press, Baltimore
Woods R, McAllister J, Lightbody G, Yi Y (2008) FPGA-based implementation of signal processing systems. Wiley, London
Ming Dong H, Jian Shu C (2013) Recursive KA-STAP algorithm based on QR decomposition. In: International Workshop on Microwave and Millimeter Wave Circuits and System Technology (MMWCST, 2013) 391–394. https://doi.org/10.1109/mmwcst.2013.6814532
Merchant F, Vatwani T, Chattopadhyay A, Raha S, Nandy SK, Narayan R (2016) Achieving efficient QR factorization by algorithm-architecture co-design of householder transformation. In: 29th International Conference on VLSI Design and 15th International Conference on Embedded Systems (2016) 98–103. https://doi.org/10.1109/vlsid.2016.109
Bin S, Shaohong L, Yi R, Jingsheng L (2009) Realization and comparison of QRD algorithms for STAP. In: 2nd Asian-Pacific Conference on Synthetic Aperture Radar (APSAR, 2009), 306–309. https://doi.org/10.1109/apsar.2009.5374155
Bi F-K, Zhang D-Y, Cai X-C, Li L, Liu Y-X (2014) Fast reduced-rank STAP algorithm based on Gram-Schmidt orthogonalisation for airborne radar. Int J Electron. https://doi.org/10.1080/00207217.2014.981872
Chang RC-H, Lin C-H, Lin K-H, Huang C-L, Chen F-C (2010) Iterative QR decomposition architecture using the modified Gram-Schmidt algorithm for MIMO systems. IEEE Trans Circuits Syst I Regul Pap 57(5):1095–1102. https://doi.org/10.1109/TCSI.2010.2047744
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Hasanikhah, N., Amin-Nejad, S., Darvish, G. et al. Efficient implementation of space–time adaptive processing for adaptive weights calculation based on floating point FPGAs. J Supercomput 74, 3193–3210 (2018). https://doi.org/10.1007/s11227-018-2369-7
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11227-018-2369-7