Abstract
This paper presents a flexible controller structure for concurrent processing of memory centric coarse grain data flows. We propose a design flow based on block level pipelining where concurrency among processing blocks is fully maintained. The controller is dynamically reconfigurable to support dynamic data-flow structure changes by localizing control signals. The proposed control design method isolates controllers and processing logics such that system integration is simplified while controllers are locally configured from orthogonal global information. The controller also supports interfacing with external processors for asynchronous processing. The controller for heterogeneous processing blocks is synthesized and verified using Verilog and SystemC on FPGA. We present an example demonstrating the effectiveness of the controllers where dynamic reconfiguration of the execution is feasible.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Marlene Wan, “Design Methodology for Low Power Heterogeneous Reconfigurable Digital Signal Processors,” Ph.D. Thesis, University of California, Berkeley, 2001.
A. Abnous, “Low Power Domain Specific Processors for Digital Signal Processing,” Ph. D. thesis, University of California, Berkeley, 2001.
J. Rabaey, C. Chu, P. Hoang, and M. Potkonjak, “Fast Prototyping of Data Path Intensive Architectures,” IEEE Des. Test, vol. 8, no. 2, 1991, pp. 40–51.
Shu-Shin Chin and Sangjin Hong, “VLSI Design and Implementation of High-throughput Processing Elements for Parallel Particle Filters,” Proceedings of IEEE SCS, 2003.
Magesh Sadasivam and Sangjin Hong, “Application Specific Coarse-Grained FPGA for Processing Element in Real-time Parallel Particle Filters,” Proceedings of ACM IWSOC, 2003.
R. Tessier and W. Burleson, “Reconfigurable Computing and Digital Signal Processing: A survey,” J. VLSI Signal Process., May/June 2001.
Hyunuk Jung, Kangnyoung Lee, and Soonhoi Ha, “Efficient Hardware Controller Synthesis for Synchronous Dataflow Graph in System Level Design,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 4, Aug 2002, pp. 423–428.
R. Lauwereins, M. Engels, M. Ade, and J. A. Peperstraete, “Grape-II: A System-Level Prototyping Environment for DSP Applications,” IEEE Comput., Feb. 1995, pp. 35–43.
J. Dalcolmo, R. Lauwereins, and M. Ade, “Code Generation of Data Dominated DSP Applications for FPGA Targets,” IEEE Proceedings of International Workshop Rapid System Prototyping, 1998, pp. 162–167.
Alberto Sangiovanni-Vincentelli, Marco Sgroi, Luciano Lavagno, “Formal Models for Communication-based Design,” Proceedings of CONCUR ’00, August, 2000.
E. A. Lee and D. G. Messerschmitt, “Synchoronous Data Flow,” Proceedings of IEEE, Sept. 1987.
Magesh Sadasivam and Sangjin Hong, “Autonomous Buffer Controller Design for Concurrent Execution of Block Level Pipelined Dataflows,” Proceedings of IEEE Computer Society ISVLSI, February 2004.
Sangjin Hong, Miodrag bolić, and Petar M. Djurić, “Simplifying Physical Realization of Gaussian Particle Filter with Block Level Pipeline Control,” EURASTP J. Appl. Signal Process., no. 4, March 2005, pp. 575–587.
Author information
Authors and Affiliations
Corresponding author
Additional information
This work has been supported by the NSF under award CCR-0220011.
Rights and permissions
About this article
Cite this article
Mun, J., Cho, S.H. & Hong, S. Flexible Controller Design and Its Application for Concurrent Execution of Buffer Centric Dataflows. J VLSI Sign Process Syst Sign Image Video Technol 47, 233–257 (2007). https://doi.org/10.1007/s11265-006-0041-6
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11265-006-0041-6