Skip to main content
Log in

An Area-efficient Non-uniform Filter Bank for Low Overhead Reconfiguration of Multi-standard Software Radio Channelizers

  • Published:
Journal of Signal Processing Systems Aims and scope Submit manuscript

Abstract

The channelizer in a software defined radio (SDR) base station extracts individual radio channels from the digitized wideband input signal at a very high sampling rate. The base station channelizer must be able to simultaneously extract multiple channels of non-uniform bandwidths corresponding to channel bandwidths of different communication standards. Reconfigurability and low complexity are the two key requirements in the SDR channelizer. A new reconfigurable filter bank (FB) architecture based on interpolation and masking technique for SDR channelizers is proposed in this paper. The proposed FB can be used for obtaining very narrow passband channels with extremely low complexity. Using a cascaded structure of the proposed FB, it is possible to extract channels of fractional passband widths by changing the interpolation factor. Design example shows that the proposed FB offers complexity reduction of 84% over the conventional per-channel (PC) approach. The proposed FB has been implemented and tested on Xilinx Virtex 2v3000ff1152-4 FPGA. Implementation results show that the proposed FB offers area reduction of 48.37%, speed improvement of 52.7% and power reduction of 75.9% over the PC approach.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12

Similar content being viewed by others

References

  1. Mitola, J. (2000). Software radio architecture. New York: Wiley.

    Book  Google Scholar 

  2. Lashkarian, N., Hemphill, E., Tarn, H., Parekh, H., & Dick, C. (2007). Reconfigurable digital front-end hardware for wireless base-station transmitters: analysis, design and FPGA implementation. IEEE Transactions on Circuits and Systems. I, 54(8), 1666–1677.

    Article  Google Scholar 

  3. Hentschel, T. (2002). Channelization for software defined base-stations. Annales des Telecommunications, 57(5–6), 386–420.

    Google Scholar 

  4. Lee Pucker. (1999). Channelization techniques for software defined radio. In: Proceedings of Spectrum Signal Processing Inc., Burnaby, B.C, Canada.

  5. Kim, C., Shin, Y., Im, S., & Lee, W. (2000). SDR-based digital channelizer/De-channelizer for multiple CDMA signals. Proceedings of of IEEE Vehicular Technology Conference, 6, 2862–2869.

    Google Scholar 

  6. Fung, C. Y., & Chan, S. C. (May 2002). A multistage filter bank-based channelizer and its multiplier less realization. In Proc. of IEEE International Symposium on Circuits and Systems, vol.3, pp. 429–432, Phoenix, USA.

  7. Abu-Al-Saud, W. A., & Stuber, G. L. (2004). Efficient wideband channelizer for software radio systems using modulated PR filter banks. IEEE Transactions on Signal Processing, 52(10), 2807–2820.

    Article  Google Scholar 

  8. Russo, A. (2009). TPFT-Tunable Pipelined Frequency Transform. http://www.rfel.com.

  9. Vinod, A. P., Lai, E. M-K., Premkumar, A. B., & Lau, C. T. (Sep. 2003). A reconfigurable multi-standard channelizer using QMF trees for software radio receivers. In proceedings of 14th IEEE International Symposium on Personal, Indoor and Mobile Radio Communication, pp. 119–123, China.

  10. Jian,M., Yung, W. H., & Songrong, B. (Nov. 1999). An efficient IF architecture for dual mode GSM/WCDMA receiver of a software radio. In Proc. IEEE International Symposium on Mobile Multimedia Communications, pp. 21–24, San Diego, USA.

  11. Karimi, H. R., Anderson, N. W., & McAndrew, P. (March 1998). Digital signal processing aspects of software definable radios. IEE Colloquium, Adaptable and Multistandard Radio Terminals (Reg. No. 1998/406), pp. 3/1–3/8, London, UK.

  12. Lim, Y. C. (1986). Frequency-response masking approach for the synthesis of sharp linear phase digital filters. IEEE Transactions on Circuits and Systems, 33, 357–364.

    Article  Google Scholar 

  13. Bellanger, M. (August 1981). On computational complexity in digital filters. In Proc. of the European Conference on Circuit Theory and Design, Haugue, Netherlands, pp. 58–63.

  14. Zangi, K. C., & Koilpillai, R. D. (1999). Software radio issues in cellular base stations. IEEE Journal on Selected Areas in Communications, 17(4), 561–573.

    Article  Google Scholar 

  15. Spencer, N. (March 1998). An overview of digital telephony standards. In Proceedings of IEE Colloquium Design Dig. Cellular Handsets, London, UK, pp. 1/1 1/7.

  16. Lyrtech Signal Master kit: http://www.lyrtech.com/DSP-development/dsp_fpga/signalmaster_quad_cpci.php, 2009.

  17. Mahesh, R., & Vinod, A. P. (2008). Reconfigurable frequency response masking filters for software radio channelization. IEEE Transactions on Circuits and Systems-II, 55(3), 274–278.

    Article  Google Scholar 

  18. Mahesh, R., & Vinod, A. P. (Dec. 2007). A new low complexity reconfigurable filter bank architecture for software radio receivers based on interpolation and masking technique. In Proceedings of Sixth IEEE International Conference on Information, Communications and Signal Processing, pp. 1–5, Singapore.

  19. Chan, S. C., Tsui, K. M., Yeung, K. S., & Yuk, T. I. (2007). Design and complexity optimization of a new digital IF for software radio receivers with prescribed output accuracy. IEEE Transactions on Circuits and Systems I, 54(2), 351–366.

    Article  Google Scholar 

  20. Abidi, A. A. (2007). The path to the software-defined radio receiver. IEEE Journal of Solid State Circuits, 42(5), 954–966.

    Article  Google Scholar 

  21. Rauwerda, G. K., Heysters, P. M., & Smit, G. J. M. (2008). Towards software defined radios using coarse-grained reconfigurable hardware. IEEE Transactions on very Large Scale Integration (VLSI) Systems, 16(1), 3–13.

    Article  Google Scholar 

  22. Kim, N. S., Austin, T., Baauw, D., Mudge, T., Flautner, K., Hu, J. S., et al. (2003). Leakage current: Moore’s law meets static power. IEEE Computer, 36(12), 68–75.

    Google Scholar 

  23. Lim, Y. C., & Farhang-Boroujeny, B. (1992). Fast filter bank (FFB). IEEE Transactions on Circuits and Systems-II, 39, 316–318.

    Article  Google Scholar 

  24. Lim, Y. C., & Farhang-Boroujeny, B. (May 1994). Analysis and optimum design of the FFB. In Proc. of IEEE International Symposium on Circuits and Systems, vol. 2, pp. 509–512, London, UK.

  25. Lee, J. W., & Lim, Y. C. (Dec. 2002). Efficient implementation of real filter banks using frequency response masking techniques. In Proc. of IEEE Asia Pacific Conference on Circuits and Systems, vol. 1, pp 69–72, Singapore.

  26. Lee, J. W., Lim, Y. C., & Ong, S. H. (May 2006). A flexible and efficient sharp filter bank architecture for variable bandwidth systems. In Proc. of IEEE International Symposium on Circuits and Systems, pp. 2029–2032, Greece.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to R. Mahesh.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Mahesh, R., Vinod, A.P. An Area-efficient Non-uniform Filter Bank for Low Overhead Reconfiguration of Multi-standard Software Radio Channelizers. J Sign Process Syst 64, 413–428 (2011). https://doi.org/10.1007/s11265-010-0502-9

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-010-0502-9

Keywords

Navigation