Skip to main content
SpringerLink
Log in

Hardware Implementation of Architecture Techniques for Fast Efficient Lossless Image Compression System

  • Published:
Wireless Personal Communications Aims and scope Submit manuscript

Abstract

In this research paper, a high throughput memory efficient pipelining architecture for Fast Efficient Set Partitioning in Hierarchical Trees (SPIHT) image compression system is explained. The main aim of this paper is to compress and implement the image without any loss of information. So, we are using spatial oriented tree approach in Fast Efficient SPIHT algorithm for compression and Spartan 3 EDK kit for hardware implementation analysis purpose. Integer wavelet transform is used for encoding and decoding process in SPIHT algorithm. Here, we are using pipelining architecture to implement it in FPGA kit because pipeline architecture is more suitable for hardware utility purpose. Generally an image file will occupy more amount of space. In order to reduce the memory size no loss during transmission we are using this approach. By this way we are attained maximum PSNR value, CR and also produced very high accurate image after decompression, when compared with the results of other previous algorithms. In this module, the hardware tools used are dual core processor and FPGA Spartan 3 EDK kit and the software tool windows 8 operating system and the tool kit is MATLAB 7.8.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22
Fig. 23
Fig. 24
Fig. 25
Fig. 26
Fig. 27
Fig. 28
Fig. 29
Fig. 30

Similar content being viewed by others

References

  1. Muthukumaran, N., & Ravi, R. (2015). The performance analysis of fast efficient lossless satellite image compression and decompression for wavelet based algorithm. Wireless Personal Communications, 81(2), 839–859.

    Article  Google Scholar 

  2. Muthukumaran, N., & Ravi, R. (2015). The performance analysis of VLSI based image acquisition using block based fast efficient compression algorithm. International Arab Journal of Information Technology, 12(4), 333–339.

    Google Scholar 

  3. Muthukumaran, N., & Ravi, R. (2014). Simulation based VLSI implementation of fast efficient lossless image compression system using Adjusted Binary Code & Golumb Rice Code. World Academy of Science, Engineering and Technology, 8(9), 1603–1606.

    Google Scholar 

  4. Akter, M., Reaz, M. B. I., Mohd Yasin, F., & Choong, F. (2008). A modified set partitioning in hierarchical trees algorithm for real compression. Journal of Communication Technology Electronics, 53(6), 642–650.

    Article  Google Scholar 

  5. Ansari, M. A., & Ananda, R. S. (2009). Context based medical image compression for ultrasound images with contextual set partitioning in hierarchical trees algorithm. Advance Engineering Software, 40(7), 487–496.

    Article  MATH  Google Scholar 

  6. Andra, K., Acharya, T., & Chakrabarti, C. (2000). A multi-bit binary arithmetic coding technique. In Proceedings of international conference image process, Vancouver, BC, Canada, vol. 1, pp. 928–931.

  7. Cao, B., Li, Y. S., & Liu, K. (2004). VLSI architecture of MQ encoder in JPEG 2000. Journal of Xidian Xuebao, 31(5), 714–718.

    Google Scholar 

  8. Corsonello, P., Perri, S., Zicari, P., & Cocorullob, G. (2005). Microprocessor based FPGA implementation of SPIHT image compression subsystems. Microprocessor and Microsystems, 29(6), 299–305.

    Article  Google Scholar 

  9. Shah, Devangkumar, & Vithlani, Chandresh. (2014). VLSI oriented lossy image compression approach using dA-based 2D-discrete wavelet. International Arab Journal of Information Technology, 11(1), 59–68.

    Google Scholar 

  10. Fry, T. W., & Hauck, S. A. (2005). SPIHT image compression on FPGAs. IEEE Transactions on Circuits System for Video Technology, 15(9), 1138–1147.

    Article  Google Scholar 

  11. Liu, Kai, Belyaev, Evgeniy, & Guo, Jie. (2012). VLSI architecture of arithmetic coder used in SPIHT. IEEE Transactions on Very Large Scale Integration Systems, 20(4), 697–710.

    Article  Google Scholar 

  12. Marpe, D., Schwarz, H., & Wiegand, T. (2003). Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard. IEEE Transactions on Circuits Systems for Video Technology, 13(7), 620–636.

    Article  Google Scholar 

  13. Palanisamy, G., & Samukutti, A. (2008). Medical image compression using a novel embedded set partitioning significant and zero block coding. The International Arab Journal of Information Technology, 5(2), 132–139.

    Google Scholar 

  14. Pan, H., Siu, W. C., & Law, N. F. (2008). A fast and low memory image coding algorithm based on lifting wavelet transform and modified SPIHT. Signal Processing Image Communication, 23(3), 146–161.

    Article  Google Scholar 

  15. Said, A., & Pearlman, W. A. (1996). A new fast and efficient image codec based on set partitioning in hierarchical trees. IEEE Transactions on Circuits & Systems for Video Technology, 6, 243–250.

    Article  Google Scholar 

  16. Wiseman, Y. (2001). A pipeline chip for quasi arithmetic coding. IEICE Transactions on Fundamentals, 84(4), 1034–1041.

    Google Scholar 

Download references

Acknowledgments

This work was supported in part by Anna University Recognized Research Centre Lab at Francis Xavier Engineering College, Tirunelveli. We extend our gratitude to Dr. R. Ravi for his support and guidance. Also, we would like to thank the anonymous reviewers for their valuable comments and suggestions.

Author information

Authors and Affiliations

  1. Francis Xavier Engineering College, Tirunelveli, Tamilnadu, 627003, India

    N. Muthukumaran & R. Ravi

Authors
  1. N. Muthukumaran
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. R. Ravi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to N. Muthukumaran.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Muthukumaran, N., Ravi, R. Hardware Implementation of Architecture Techniques for Fast Efficient Lossless Image Compression System. Wireless Pers Commun 90, 1291–1315 (2016). https://doi.org/10.1007/s11277-016-3391-9

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11277-016-3391-9

Keywords

Search

Navigation