Skip to main content
Log in

Novel Synthesis and Optimization of Multi-Level Mixed Polarity Reed-Muller Functions

  • Published:
Journal of Computer Science and Technology Aims and scope Submit manuscript

Abstract

Reed-Muller logic is becoming increasingly attractive. However, its synthesis and optimization are difficult especially for mixed polarity Reed-Muller logic. In this paper, a function is expressed into a truth vector. Product shrinkage, general sum shrinkage (GSS), elimination and extraction operators are proposed to shrink the truth vector. A novel algorithm is presented to derive a compact Multi-level Mixed Polarity Reed-Muller Form (MMPRMF) starting from a given fixed polarity truth vector. The results show that a significant area improvement can be made compared with published results.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Sasao T, Besslich P. On the complexity of MOD-2 sum PLA's. IEEE Trans. Computers, 1990, 39(2): 262–266.

    Article  Google Scholar 

  2. Reddy S M. Easily testable realization for logic functions. IEEE Trans. Computers, 1972, C-21(11): 1183–1188.

    Google Scholar 

  3. Green D H. Modern Logic Design. Addison-Wesley Publishing Company, Workingham, England, 1986.

    Google Scholar 

  4. Almaini A E A, McKenzie L. Tabular techniques for generating Kronecker expansions. In IEE Proc. Comput. Digit. Tech., 1996, 143(4): 205–212.

    Article  Google Scholar 

  5. Purwar S. An efficient method of computing generalized Reed-Muller expansions from binary decision diagram. In IEEE Trans. Computers, 1991, 40(11): 1298–1301.

    Article  Google Scholar 

  6. Xia Y, Wu X, Almaini A E A. Power minimization of FPRM functions based on polarity conversion. Journal of Computer Science and Technology, 2003, 18(3): 325–331.

    Google Scholar 

  7. Wang L, Almaini A E A. Efficient polarity conversion for large Boolean functions. In IEE Proc. Comput. Digit. Tech., 1999, 146(4): 197–204.

    Article  Google Scholar 

  8. Wang L, Almaini A E A. Optimization of Reed-Muller PLA implementations. In IEE Proc. Circuits Devices Syst., 2002, 149(2): 119–128.

    Article  Google Scholar 

  9. Sasao T. Switching Theory for Logic Synthesis. Kluwer Academic Publishers, London, 1999.

    Google Scholar 

  10. Hong Q, Xia Y. Truth vectors based on module algebra and its application in synthesis of multi-valued logic. Journal of Electronics, 2000, 21(2): 219–222.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Yin-Shui Xia.

Additional information

Supported in part by the National Natural Science Foundation of China (NSFC) under Grant No.60273093 and in part of the China-UK joint project supported by the NSFC and the Royal Society of the UK.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Xia, YS., Wang, LY., Zhou, ZG. et al. Novel Synthesis and Optimization of Multi-Level Mixed Polarity Reed-Muller Functions. J Comput Sci Technol 20, 895–900 (2005). https://doi.org/10.1007/s11390-005-0895-2

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11390-005-0895-2

Keywords

Navigation