Abstract
This paper describes the design for testability (DFT) challenges and techniques of Godson-3 microprocessor, which is a scalable multicore processor based on the scalable mesh of crossbar (SMOC) on-chip network and targets high-end applications. Advanced techniques are adopted to make the DFT design scalable and achieve low-power and low-cost test with limited IO resources. To achieve a scalable and flexible test access, a highly elaborate test access mechanism (TAM) is implemented to support multiple test instructions and test modes. Taking advantage of multiple identical cores embedding in the processor, scan partition and on-chip comparisons are employed to reduce test power and test time. Test compression technique is also utilized to decrease test time. To further reduce test power, clock controlling logics are designed with ability to turn off clocks of non-testing partitions. In addition, scan collars of CACHEs are designed to perform functional test with low-speed ATE for speed-binning purposes, which poses low complexity and has good correlation results.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Hu W, Gao X, Chen Y et al. Micro-architecture of Godson-3 multi-core processor. In 20th Hot Chips, Stanford, USA, Aug. 24–26, 2008, Slides.
Hu W, Wang J, Gao X et al. Godson-3: Scalable multicore RISC Processor with x86 emulation. IEEE Micro, 2009, 29(2): 17–27.
Hu W, Shi W, Tang Z. JIAJIA: An SVM system based on a new cache coherence protocol. In Proc. the High-Performance Computing and Networking Europe (HPCN 1999), Amsterdam, The Netherland, Apr. 12–14, 1999, pp.463–472.
Liu H, Li H, Hu Y et al. A scan-based delay test method for reduction of overtesting. In Proc. the 4th IEEE International Symposium on Electronic Design, Test & Applications, Hong Kong, China, Jan. 23–25, 2008, pp.521–526,
Saxena J, Butler K M, Jayaram V B et al. A case study of IR-drop in structured at-speed testing. In Proc. IEEE International Test Conference, Charlotte, USA, Sept. 28-Oct. 3, 2003, pp. 1098–1104.
Sehgal A, Fitzgerald J, Rearick J. Test cost reduction for the AMD™ Athlon processor using test partitioning. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 21–26, 2007, Article No.1.3.
Waayers T, Morren R, Grandi R. Definition of a robust modular SOC test architecture, resurrection of the single TAM daisy-chain. In Proc. IEEE International Test Conference, Austin, USA, Nov. 8, 2005, pp.610–619.
DaSilva F, Zorian Y, Whetsel L et al. Overview of the IEEE P1500 standard. In Proc. IEEE International Test Conference, Charlotte, USA, Sept. 28-Oct. 3, 2003, pp.988–997.
Sehgal A, Goel S K, Marinissen E J et al. IEEE P1500 compliant test wrapper design for hierarchical cores. In Proc. IEEE International Test Conference, Charlotte, USA, Oct. 26–28, 2004, pp.1203–1212.
Parulkar I, Ziaja T, Pendurkar R et al. A scalable, low-cost DFT architecture for UltraSPARC chip multiprocessors. In Proc. IEEE International Test Conference, Baltimore, USA, Oct. 7–10, 2002, pp.726–735.
Makar S, Altinis T, Patkar N et al. Testing of Vega2, a chip multi-processor with multiple cores. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 21–26, 2007, Article No.9.1.
Giles G, Wang J, Sehgal A et al. Test access mechanism for multiple identical cores. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 28–30, 2008, Article No.2.3.
Wood T, Giles G, Kiszely C et al. Test features of the quad-core AMD Opteron™ microprocessor. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 28–30, 2008, Article No.2.1.
Riley M, Bushard L, Chelstrom N et al. Testability features of the first-generation CELL processor. In Proc. IEEE International Test Conference, Austin, USA, Nov. 8, 2005, pp.111–119.
Molyneaux R, Ziaja T, Kim H et al. Design for testability features of the SUN Microsystems Niagara2 CMP/CMT SPARC Chip. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 21–26, 2007, Article No.1.2.
Parulkar I, Anandakumar S, Agarwal G et al. DFX of a 3rd generation, 16-core/32-thread UltraSPARC™ CMT microprocessor. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 21–26, 2008, Article No.2.2.
Wang D, Fan X, Fu X et al. The design-for-testability features of a general purpose microprocessor. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 2006, Article No.9.2.
Belete D, Razdan A, Schwarz W et al. Use of DFT techniques in speed grading a 1 GHz+ microprocessor. In Proc. IEEE International Test Conference, Baltimore, USA, Oct. 7–10, 2002, pp.1111–1119.
Zeng J, Abadir M, Vandling G et al. On correlating structural tests with functional tests for speed binning of high performance design. In Proc. IEEE International Test Conference, Charlotte, USA, Oct. 26–28, 2004, pp.31–37.
Author information
Authors and Affiliations
Corresponding author
Additional information
Supported by the National High-Tech Research and Development 863 Program of China under Grant Nos. 2008AA010901, 2009AA01Z125, 2009AA01Z103, the National Natural Science Foundation of China under Grant Nos. 60736012, 60921002, 60803029, 61050002, the National Basic Research 973 Program of China under Grant No. 2005CB321600, the Important National Science and Technology Specific Projects under Grant Nos. 2009ZX01028-002-003, 2009ZX01029-001-003.
Electronic Supplementary Material
Below is the link to the electronic supplementary material.
Rights and permissions
About this article
Cite this article
Qi, ZC., Liu, H., Li, XK. et al. Design for Testability Features of Godson-3 Multicore Microprocessor. J. Comput. Sci. Technol. 26, 302–313 (2011). https://doi.org/10.1007/s11390-011-9437-2
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11390-011-9437-2