Skip to main content
SpringerLink
Log in

Theory and verification of operator design methodology

  • Research Paper
  • Published:
Science China Information Sciences Aims and scope Submit manuscript

Abstract

Non-recurring-engineering (NRE) and time-to-market play an increasingly important role in the field of IC design. Meanwhile, with the continuous development of IC manufacturing technology, it is necessary to propose a novel design methodology to shorten design cycle and enhance design efficiency. In this paper, operator design methodology (ODM) is presented and an H.264 encoder is implemented as a verification. According to the flow of ODM, the register transfer level (RTL) design of H.264 encoder has been accomplished with 15 manmonths, which is lower than the average 19 man-months in the field of traditional application specific integrated circuit (ASIC) design. Moreover, with the advantage of operator design library, the design has a comparable performance with other ASIC implementations. The obtained design can support a real-time video encoding of 720p at 60 frames per second or 1080p at 30 frames per second, working at 167 MHz with SMIC 0.13 μm CMOS technology. These results provide good evidence for the practicability and efficiency of ODM.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Wang Y Y, Wang Y W. China’s IC Industry Development — From the Country of Consumption to the Power Industry (in Chinese). Beijing: Science Press, Beijing, 2008. 240–241

    Google Scholar 

  2. Coussy P, Morawiec A. High-Level Synthesis: From Algorithm to Digital Circuit. Berlin/Heidelberg: Springer Science, 2008. 16–17

    Google Scholar 

  3. Pellerin D, Thibault S. Practical FPGA Programming in C. New Jersey: Prentice Hall, 2005. Preface: 1–2

    Google Scholar 

  4. Gupta S, Gupta R K, Dutt N D, et al. SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits. Boston: Kluwer Academic Publishers, 2004. Preface: x–xxi

    Google Scholar 

  5. Ge L W, Chen S, Yoshimura T. Automatic implementation of arithmetic functions in high-level synthesis. In: 9th International Conference on Solid-State and Integrated Circuit Technology, Beijing, 2008. 2349–2352

  6. Dai P, Wang X A, Zhang X. A novel reconfigurable operator based IC design methodology for multimedia processing. In: IEEE TENCON, 2009. 1–5

  7. Hu Z Y, Chen K L, Wang X A. Operator design methodology and implementation for H.264 entropy encoder. In: 2nd International Conference on Information Engineering and Computer Science, Wuhan, 2010, 2. 744–745

    Google Scholar 

  8. Richardson L E G. H.264 and MPEG-4 Video Compression. England: John Wiley & Sons Ltd, 2003. 174

    Book  Google Scholar 

  9. Koziri M G, Dadaliaris A N, Stamoulis G I, et al. A novel low-power motion estimation design for H.264. In: IEEE International Conference on Application Specific Systems, Architectures and Processors, Montreal, 2007. 247–252

  10. Tsai T H, Pan Y N. High efficiency architecture of fast block motion estimation with real-time QFHD on H.264 video coding. In: IEEE International Symposium on Multimedia, Berkeley, 2008. 124–129

  11. Kao Y C, Kuo H C, Lin Y T, et al. A high-performance VLSI architecture for intra prediction and mode decision in H.264/AVC video encoding. In: IEEE Asia Pacific Conference on Circuits and Systems, Singapore, 2006. 562–565

  12. Hsia S C, Wang S H, Chou Y C. A configurable IP for mode decision of H.264/AVC encoder. In: 2nd NASA/ESA Conference on Adaptive Hardware and Systems, Edinburgh, 2007. 146–152

  13. Owaida M, Koziri M, Katsavounidis I, et al. A high performance and low power hardware architecture for the transform & quantization stages in H.264. In: IEEE International Conference on Multimedia and Expo, New York, 2009. 1102–1105

  14. Chen X L, Xia W Y, Lu X F. A high-throughput low-power hardware architecture for H.264 deblocking filter. In: 2nd International Conference on Computer Engineering and Technology, Chengdu, 2010, Vol 2. 561–565

    Google Scholar 

  15. Yi Y, Song B C. High-speed CAVLC encoder for 1080p60-Hz H.264 codec. IEEE Signal Process Lett, 2008, 15: 891–894

    Article  Google Scholar 

  16. Tanaka K, Kao C. Enhance SOC Enhance SOC integration and reduce cost base on flexible FPGA in cars (in Chinese). Semicon Component Appl, 2008, 71–73

Download references

Author information

Authors and Affiliations

  1. Key Lab of Integrated Microsystem Science and Engineering Applications, Peking University Shenzhen Graduate School, Shenzhen, 518055, China

    ZiYi Hu, Yong Zhao, XinAn Wang & Teng Wang

  2. Institute of Microelectronics, Peking University, Beijing, 100871, China

    Ru Huang & Xing Zhang

Authors
  1. ZiYi Hu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Yong Zhao
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. XinAn Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Ru Huang
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Teng Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Xing Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Yong Zhao.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Hu, Z., Zhao, Y., Wang, X. et al. Theory and verification of operator design methodology. Sci. China Inf. Sci. 55, 480–490 (2012). https://doi.org/10.1007/s11432-011-4537-8

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11432-011-4537-8

Keywords

Search

Navigation