Abstract
A power-efficient and low-cost 1.0625–3.125 Gb/s serial transceiver is presented in this paper for Fiber Channel (FC), Peripheral Component Interconnect Express (PCIe), and RapidIO applications. To support multiple standards with a single low power and low cost design, the transceiver presented here uses a wide swing range source-series-terminated (SST) transmitter (TX), a passive receiver (RX) equalizer, a dual-loop phase locked loop (PLL) and a mixed signal clock and data recovery (CDR) unit. The proposed SST transmitter also realizes a 3bit 2-tap de-emphasis filter that compensates up to 6 dB on the transmitter, and a passive equalizer that achieves 4 dB transmission in the receiver. The dual-loop PLL with an on-chip regulator is used to generate a low-jitter clock for the TX and CDR’s reference. A CDR with a phase interpolator (PI) is proposed with a mixed signal structure to recover the clock on the RX and it can tolerate a frequency offset of up to 2000 ppm. The transceiver is fabricated in a 130 nm digital CMOS process and occupies an area of 0.8 mm2. With supply voltages of 1.2 V and 3.3 V, the transceiver dissipates 78 mW when compensating for a total loss of 10 dB at 3.125 Gb/s.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Loke A L S, Barnes R K, Wee T T, et al. A versatile 90-nm CMOS charge pump PLL for SerDes transmitter clocking. IEEE J Solid-State Circ, 2006, 41: 1894–1907
Wang Y Y. The driving force for development of IC and system in future: reducing the power consumption and improving the ratio of performance to power consumption. Sci China Inf Sci, 2011, 54: 915–935
Yokoyama-Martin D A, Krishna K, Stonick J, et al. A multi-standard low power 1.5–3.125 Gb/s serial transceiver in 90 nm CMOS. In: IEEE Custom Integrated Circuits Conference, San Jose, 2006. 401–404
Nishi Y, Abe K, Ribo J, et al. An ASIC-ready 1.25–6.25 SerDes in 90 nm CMOS with multi-standard compatibility. In: IEEE Asian Solid-State Circuits Conference, Fukuoka, 2008. 37–40
Vamvakos S D, et al. A 2.488-11.2 Gb/s multi-protocols SerDes in 40 nm low-leakage CMOS for FPGA applications. In: IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), Boise, 2012. 5–8
Kossel M, Weiss C, Buchmann J, et al. A T-coil-enhanced 8.5 Gb/s high-swing SST transmitter in 65 nm buck CMOS with < −16 dB return loss over 10 GHz bandwidth. IEEE J Solid-State Circ, 2008, 43: 2905–2920
Sonntag J L, Stonick J. A digital clock and data recovery architecture for multi-gigabit/s binary links. IEEE J Solid-State Circ, 2006, 41: 1867–1875
Stauffer D R, Mechler J T, Sorna M A, et al. High Speed Serdes Devices and Applications. New York: Spring, 2008
He M Y, Poulton J. A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+backplane transceiver. IEEE J Solid-State Circ, 2006, 41: 597–606
Kreienkamp R, Langmann U, Zimmermann C, et al. A 10 Gb/s CMOS clock and data recovery circuit with an analog phase interpolator. IEEE J Solid-State Circ, 2005, 40: 736–743
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Hou, Z., Yang, F., Liu, J. et al. A power efficient 1.0625-3.125 Gb/s serial transceiver in 130 nm digital CMOS for multi-standard applications. Sci. China Inf. Sci. 57, 1–10 (2014). https://doi.org/10.1007/s11432-013-4949-8
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-013-4949-8