Abstract
With the technology scaling down, low power dissipation has become one of the research focuses in the field of integrated circuit design. Various types of adiabatic logics have been invented for low-power applications. However, the expanding leakage current degrades the performance of conventional adiabatic logics. In this article, a novel improved complementary pass-transistor adiabatic logic (ICPAL) based on fin-type field-effect transistor (FinFET) devices with ultra-low power dissipation has been presented. The proposed ICPAL takes full advantage of different FinFET operating modes, that is, shorted-gate mode, independent-gate mode, and low-power mode, to make a tremendous reduction in power dissipation. For explication and verification, the power dissipation of different ICPAL standard cells has been investigated and compared with other types of adiabatic circuits based on FinFETs. The results show that the ICPAL circuits have ultra-low power dissipation in a wide range of clock frequencies(30–800 MHz) under the condition of similar number of transistors, and the average reduction in power dissipation is about 23.1%, 75.0%, and 50.0% relative to 2N-2N2P, improved pass-transistor adiabatic logic, and complimentary pass-transistor adiabatic logic, respectively. Furthermore, ICPAL supports a better pre-evaluation of system power dissipation in VLSI design and has an intrinsic characteristic for the resistance to some types of side channel attacks.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Zeydel B R, Baran D, Oklobdzija V G. Energy-efficient design methodologies: high-performance VLSI adders. IEEE J Solid-St Circ, 2010, 45: 1220–1233
Bai X L, Xu H, Huang M. Accuracy Analysis of Power Characterization and Modeling. In: Convergence and Hybrid Information Technology. Berlin/Heidelberg: Springer, 2011. 399–406
Synopsys Inc. CCS Power Technical White Paper: Version 3.0. 2006
Denker J S. A review of adiabatic computing. In: Proceedings of IEEE Symposium on Low Power Electronics, Digest of Technical Papers, San Diego, 1994. 94–97
Moon Y, Jeong D K. An efficient charge recovery logic circuit. IEEE J Solid-St Circ, 1996, 31: 514–522
Kramer A, Denker J S, Flower B, et al. 2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits. In: Proceedings of the 1995 International Symposium on Low Power Design, Dana Point, 1995. 191–196
Oklobdzija V G, Maksimovic D, Lin F C. Pass-transistor adiabatic logic using single power-clock supply. IEEE Trans Circuits-II, 1997, 44: 842–846
Varga L, Kovacs F, Hosszu G. An improved pass-gate adiabatic logic. In: Proceedings of 14th Annual IEEE International ASIC/SOC Conference, Arlington, 2001. 208–211
Vetuli A, Pascoli S D, Reyneri L M. Positive feedback in adiabatic logic. Electron Lett, 1996, 32: 1867–1869
Maksimovic D, Oklobdzija V G. Clocked CMOS adiabatic logic with single AC power supply. In: Proceedings of 21st European Solid-State Circuits Conference, Lille, 1995. 370–373
Hu J P, Cen L Z, Liu X. A new type of low-power adiabatic circuit with complementary pass-transistor logic. In: Proceedings of 5th International Conference on ASIC, 2003. 1235–1238
Bhaaskaran V S K, Raina J P. Differential cascode adiabatic logic structure for low power. J Low Power Electron, 2008, 4: 178–190
Kim N S, Austin T, Baauw D, et al. Leakage current: Moore’s law meets static power. Comput, 2003, 36: 68–75
Kim K K, Kim Y B, Choi M, et al. Leakage minimization technique for nanoscale CMOS VLSI. IEEE Des Tes Comput, 2007, 24: 322–330
Swahn B, Hassoun S. Gate sizing: finFETs vs 32 nm bulk MOSFETs. In: Proceedings of the 43rd Annual Design Automation Conference, San Francisco, 2006. 528–531
Choi Y K, Asano K, Lindert N, et al. Ultra-thin body SOI MOSFET for deep-sub-tenth micron era. In: Proceedings of IEEE International Electron Devices Meeting, Washington, 1999. 919–921
Kedzierski J, Nowak E, Kanarsky T, et al. Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation. In: Proceedings of IEEE International Electron Devices Meeting, San Francisco, 2002. 247–250
Hisamoto D, Lee W C, Kedzierski J, et al. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. IEEE Trans Electron Dev, 2000, 47: 2320–2325
Cao Y. Predictive Technology Model for Robust Nanoelectronic Design. Springer US, 2011
King T J. FinFETs for nanoscale CMOS digital integrated circuits. In: Proceedings of IEEE/ACM International Conference on Computer-Aided Design, San Jose, 2005. 207–210
Muttreja A, Agarwal N, Jha N K. CMOS logic design with independent-gate FinFETs. In: Proceedings of 25th International Conference on Computer Design, Lake Tahoe, 2007. 560–567
Hu J P, Zhang W J, Xu Y S. Complementary pass-transistor adiabatic logic and sequential circuits using three-phase power supply. In: Proceedings of the 47th Midwest Symposium on Circuits and Systems, 2004. 201–204
Hu J P, Xu T F, Li H. A lower-power register file based on complementary pass-transistor adiabatic logic. IEICE Trans Inf Syst, 2005, 88: 1479–1485
Baccarin D, Esseni D, Alioto M. A novel back-biasing low-leakage technique for FinFET forced stacks. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Rio de Janeiro, 2011. 2079–2082
Baccarin D, Esseni D, Alioto M. Mixed FBB/RBB: a novel low-leakage technique for FinFET forced stacks. IEEE Trans VLSI Syst, 2012, 20: 1467–1472
Trivedi V P, Fossum J G, Zhang W M. Threshold voltage and bulk inversion effects in nonclassical CMOS devices with undoped ultra-thin bodies. Solid State Electron, 2007, 51: 170–178
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Liao, K., Cui, X., Liao, N. et al. Ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on FinFETs. Sci. China Inf. Sci. 57, 1–13 (2014). https://doi.org/10.1007/s11432-013-5051-y
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-013-5051-y