Skip to main content
Log in

Nano-scaled transistor reliability characterization at nano-second regime

  • Letter
  • Published:
Science China Information Sciences Aims and scope Submit manuscript

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

References

  1. Shim T H, Kim S J, Lee G S, et al. Dependence of temperature and self-heating on electron mobility in ultra-thin body silicon-on-insulator n-metal-oxide-semiconductor field-effect transistors. J Appl Phys, 2008, 103: 094522

    Article  Google Scholar 

  2. Beppu N, Oda S, Uchida K. Experimental study of self-heating effect (SHE) in SOI MOSFETs: accurate understanding of temperatures during AC conductance measurement, proposals of 2ω method and modified pulsed IV. In: Proceedings of International Electron Devices Meeting, 2012. 1–4

  3. Prasad C, Ramey S, Jiang L. Self-heating in advanced CMOS technologies. In: Proceedings of IEEE International Reliability Physics Symposium, 2017. 1–7

  4. Liu S E, Wang J S, Lu Y R, et al. Self-heating effect in FinFETs and its impact on devices reliability characterization. In: Proceedings of International Reliability Physics Symposium, 2014. 1–4

  5. Jin M, Liu C, Kim J, et al. Hot carrier reliability characterization in consideration of self-heating in FinFET technology. In: Proceedings of International Reliability Physics Symposium, 2016

  6. Qu Y, Lin X, Li J, et al. Ultra fast (<1 ns) electrical characterization of self-heating effect and its impact on hot carrier injection in 14 nm FinFETs. In: Proceedings of International Electron Devices Meeting, 2017. 1–4

  7. Cheng R, Yu X, Shen L, et al. Ultrafast pulse characterization of hot carrier injection effects on ballistic carrier transport for sub-100 nm MOSFETs. In: Proceedings of International Reliability Physics Symposium, 2017. 1–6

  8. Lu J, Jiao G, Vaz C, et al. PBTI-induced random timing jitter in circuit-speed random logic. IEEE Trans Electron Devices, 2014, 61: 3613–3618

    Article  Google Scholar 

Download references

Acknowledgements

This work was partly supported by the National Major Science and Technology Special Project of China (Grant No. 2017ZX02301007-001), National Natural Science Foundation of China (Grant No. 61704152), and Zhejiang Provincial Natural Science Foundation of China (Grant No. LY19F040008). The authors gratefully acknowledge Dr. Q. LUO from Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China, for inspiring discussion.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Bing Chen.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Cheng, R., Sun, Y., Qu, Y. et al. Nano-scaled transistor reliability characterization at nano-second regime. Sci. China Inf. Sci. 64, 209401 (2021). https://doi.org/10.1007/s11432-020-3088-3

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s11432-020-3088-3

Navigation