Skip to main content
SpringerLink
Log in

Test generation algorithm for analog systems based on support vector machine

  • Original Paper
  • Published:
Signal, Image and Video Processing Aims and scope Submit manuscript

Abstract

In some methods for test generation, an analog device under test (DUT) is treated as a discrete-time digital system by placing it between a digital-to-analog converter and an analog-to-digital converter. Then the test patterns and responses can be performed and analyzed in the digital domain. We propose a novel test generation algorithm based on a support vector machine (SVM). This method uses test patterns derived from the test generation algorithm as input stimuli, and sampled output responses of the analog DUT for classification and fault detection. The SVM is used for classification of the response space. When the responses of normal circuits are similar to those of faulty circuits (i.e., the latter have only small parametric faults), the response space is mixed and traditional algorithms have difficulty in distinguishing the two groups. However, the SVM provides an effective result. This paper also proposes an algorithm to calculate the test sequence for input stimuli using the SVM results. Numerical experiments prove that this algorithm can enhance the precision of test generation.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Soma M., Huynh S., Zhang J., Kim S., Devarayanadurg G.: Hierarchical ATPG for analog circuits and systems. IEEE Des. Test Comput. 18, 72–81 (2001)

    Article  Google Scholar 

  2. Varaprasad B.K.S.V.L., Patnaik L.M., Jamadagni H.S., Grawal V.K.: A new ATPG technique (MultiDetect) for testing of analog macros in mixed-signal circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23, 273–287 (2004)

    Article  Google Scholar 

  3. Varaprasad B.K.S.V.L., Patnaik L.M., Jamadagni H.S., Grawal V.K.: A new ATPG technique (ExpoTan) for testing analog circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26, 189–196 (2007)

    Article  Google Scholar 

  4. Voorakaranam, R., Chatterjee, A.: Test generation for accurate prediction of analog specifications. 18th IEEE VLSI Test Symposium, vol. 5, pp. 137–142 (2000)

  5. Soma, M.: Automatic test generation algorithms for analogue circuits. IEE Proc. Circuits Devices Syst., pp. 366–373 (1996)

  6. Huynh, S.D., Kim, S., Soma, M., Zhang, J.: Testability analysis and multi-frequency ATPG for analog circuits and systems. 1998 IEEE/ACM International Conference on Computer-Aided Design, pp. 376–383 (1998)

  7. Huynh, S.D., Kim, S., Soma, M., Zhang, J.: Automatic analog test signal generation using multifrequency analysis. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process, pp. 565–576 (1999)

  8. Dastidar, T.R., Chakrabarti, P.P.: A verification system for transient response of analog circuits using model checking. 18th International Conference on VLSI Design, pp. 195–200 (2005)

  9. Chatterjee, S., Chatterjee, A.: Test generation based diagnosis of device parameters for analog circuits. Conference and Exhibition on Design, Automation and Test in Europe, pp. 596–602 (2001)

  10. Zheng, H.H., Balivada, A., Abraham, J.A.: A novel test generation approach for parametric faults in linear analog circuits. VLSI Test Symposium, pp. 470–475 (1996)

  11. Halder, A., Chatterjee, A.: Automated test generation and test point selection for specification test of analog circuits. Quality, 5th International Symposium on Electronic Design, pp. 401–406 (2004)

  12. Pan, C., Cheng, K.T.: Test generation for linear time-invariant analog circuits. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process, pp. 554–564 (1999)

  13. Cortes C., Vapnik V.: Support-vector networks. Mach. Learn. 20, 273–297 (1995)

    MATH  Google Scholar 

  14. Vapnik, V.: SVM method of estimating density, conditional probability, and conditional density. IEEE International Symposium on Circuits and Systems, vol. 2, pp. 749–752 (2000)

  15. Duda R.O., Hart P.E., Stork D.G.: Pattern classification, pp. 11. John Wiley & Sons, New York (2000)

    Google Scholar 

  16. Huang T.-M., Kecman V., Kopriva I.: Kernel based algorithms for mining huge data sets, supervised, semi-supervised, and unsupervised learning. Springer, Berlin, p. 96 (2006)

    MATH  Google Scholar 

  17. Kecman V.: Learning and soft computing—support vector machines, neural networks, fuzzy logic systems. MIT Press, Cambridge (2001)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Automation Engineering College, University of Electronic Science and Technology, Chengdu, China

    Ting Long, Houjun Wang & Bing Long

Authors
  1. Ting Long
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Houjun Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Bing Long
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Ting Long.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Long, T., Wang, H. & Long, B. Test generation algorithm for analog systems based on support vector machine. SIViP 5, 527–533 (2011). https://doi.org/10.1007/s11760-010-0168-6

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11760-010-0168-6

Keywords

Search

Navigation