Skip to main content
Log in

CART–BPN approach for estimating cycle time in wafer fabrication

  • Original Research
  • Published:
Journal of Ambient Intelligence and Humanized Computing Aims and scope Submit manuscript

Abstract

Cycle-time management plays a crucial role in improving the performance of a wafer-fabrication factory, beginning with the estimation of the cycle time of each job. Although this topic has been widely investigated, several problems still need to be addressed, such as how to classify jobs suitable for the same estimation mechanism into the same group. Most existing methods classify jobs by their attributes; however, the differences between the attributes of various jobs may not be reflected in their cycle times. The biobjective nature of a classification and regression tree (CART) makes it particularly suitable for resolving this problem. However, in a CART, the cycle times of jobs of a branch are estimated with the same value, which is inexact. Hence, this study proposes a joint use of a CART and back propagation network (BPN), in which the BPN is constructed to estimate the cycle times of jobs of a branch. A real case was used to evaluate the effectiveness of the proposed methodology. The experimental results supported the superiority of the proposed methodology over existing methods. In addition, the managerial implications of the proposed methodology are also discussed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

Similar content being viewed by others

References

  • Breiman I, Friedman JH, Olsen RA, Stone CJ (1984) Classification and regression trees. Wadsworth, Pacific Growe

    MATH  Google Scholar 

  • Broderick T, Gramacy RB (2010) Treed Gaussian process models for classification. In: Studies in Classification, Data Analysis, and Knowledge Organization, pp 101–108

  • Chang P-C, Hsieh J-C (2003) A neural networks approach for due-date assignment in a wafer fabrication factory. Int J Ind Eng 10(1):55–61

    MathSciNet  Google Scholar 

  • Chen T (2003) A fuzzy back propagation network for output time prediction in a wafer fab. Appl Soft Comput 2(3):211–222

    Article  Google Scholar 

  • Chen T (2006) A hybrid SOM-BPN approach to lot output time prediction in a wafer fab. Neural Process Lett 24(3):271–288

    Article  Google Scholar 

  • Chen T (2007a) A hybrid look-ahead SOM-FBPN and FIR system for wafer lot output time prediction and achievability evaluation. Int J Adv Manuf Technol 35:575–586

    Article  Google Scholar 

  • Chen T (2007b) An intelligent hybrid system for wafer lot output time prediction. Adv Eng Inform 21:55–65

    Article  Google Scholar 

  • Chen T (2008) A SOM-FBPN-ensemble approach with error feedback to adjust classification for wafer-lot completion time prediction. Int J Adv Manuf Technol 37(7–8):782–792

    Article  Google Scholar 

  • Chen T (2009) A fuzzy-neural knowledge-based system for job completion time prediction and internal due date assignment in a wafer fabrication plant. Int J Syst Sci 40(8):889–902

    Article  MATH  Google Scholar 

  • Chen T (2013a) A systematic cycle time reduction procedure for enhancing the competitiveness and sustainability of a semiconductor manufacturer. Sustainability 5:4637–4652

    Article  Google Scholar 

  • Chen T (2013b) An effective fuzzy collaborative forecasting approach for predicting the job cycle time in wafer fabrication. Comput Ind Eng (In press)

  • Chen T, Wang YC (2012) An iterative procedure for optimizing the performance of the fuzzy-neural job cycle time estimation approach in a wafer fabrication factory. Math Probl Eng (In press)

  • Chen H, Harrison JM, Mandelbaum A, Van Ackere A, Wein LM (1988) Empirical evaluation of a queueing network model for semiconductor wafer fabrication. Oper Res 36(2):202–215

    Article  MathSciNet  Google Scholar 

  • Chien CF, Hsu CY, Hsiao CW (2011) Manufacturing intelligence to forecast and reduce semiconductor cycle time. J Intell Manuf (In press)

  • Firoze A, Arifin MS, Rahman RM (2013) Bangla user adaptive word Speech recognition: approaches and comparisons. Int J Fuzzy Syst Appl 3(3):1–36

    Article  Google Scholar 

  • Hecht-Nielson R (1987) Kolmogorov’s mapping neural network existence theorem. In: Proceedings of the First IEEE International Joint Conference on Neural Networks 3, pp 11–14

  • Inoue T, Ishii Y, Igarashi K, Takagi H, Muneta T, Imaoka K (2006) Conveyer Belt Model to analyze cycle time conditions in a semiconductor manufacturing line. In: IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings, pp 74–77

  • Kingman JFC (1961) The single server queue in heavy traffic. Math Proc Camb Philos Soc 57(4):902–904

    Article  MATH  MathSciNet  Google Scholar 

  • Leachman RC, Hodges DA (1996) Benchmarking semiconductor manufacturing. IEEE Trans Semicond Manuf 9(2):158–169

    Article  Google Scholar 

  • Pearn WL, Chung SL, Lai CM (2007) Due-date assignment for wafer fabrication under demand variate environment. IEEE Trans Semicond Manuf 20(2):165–175

    Article  Google Scholar 

  • Ranganathan A (2004) The Levenberg-Marquardt algorithm. http://www.scribd.com/doc/10093320/Levenberg-Marquardt-Algorithm. Accessed 28 Feb 2014

  • Rogers LL, Dowla FU (1994) Optimization of groundwater remediation using artificial neural networks with parallel solute transport modeling. Water Resour Res 30(2):457–481

    Article  Google Scholar 

  • Steinburg D, Colla P (1997) Classification and regression trees. Salford Systems, San Diego

    Google Scholar 

  • Wein LM (1992) On the relationship between yield and cycle time in semiconductor wafer fabrication. IEEE Trans Semicond Manuf 5(2):156–158

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Hsin-Chieh Wu.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Wu, HC., Chen, T. CART–BPN approach for estimating cycle time in wafer fabrication. J Ambient Intell Human Comput 6, 57–67 (2015). https://doi.org/10.1007/s12652-014-0251-x

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12652-014-0251-x

Keywords

Navigation