Skip to main content
SpringerLink
Log in

Compiled Simulation of Programmable DSP Architectures

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

This paper presents a technique for simulating processors based on the principle of compiled simulation. Unlike existing, commercially available instruction set simulators for DSPs, which are of interpretive character, the proposed technique performs instruction decoding and simulation scheduling at compile time. The technique offers up to three orders of magnitude faster simulation. The high speed allows the user to explore algorithms and hardware/software trade-offs before any hardware implementation. Moreover, the user can tailor the compiled simulation to trade speed for more accuracy. In this paper, the sources of the speedup and the limitations of the technique are analyzed and the realization of the simulation compiler is presented.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. A. Kalavade and E. Lee, “A hardware-software codesign methodology for DSP applications,” IEEE Design & Test of Computers, pp. 16-28, Sept. 1993.

  2. J. Rowson, “Hardware/software co-simulation,” in 31st ACM/IEEE Design Automation Conference, 1994.

  3. S. Sutarwala et al., “Insulin: An instruction set simulation environment,” in Proc. of CHDL-93, Ottawa, Canada, 1993, pp. 355-362.

  4. A. Ghosh et al., “A Hardware-Software Co-Simulator for Embedded System Design and Debugging,” Tech. Rep., Mitsubishi Electric Research Laboratories, 1995.

  5. Z. Barzilai et al., “HSS-A high speed simulator,” IEEE Trans. on CAD, Vol. CAD-6, pp. 601-616, July 1987.

    Article  MathSciNet  MATH  Google Scholar 

  6. R. Sites et al., “Binary translation,” Comm. of the ACM, Vol. 36, pp. 69-81, 1993.

    Article  Google Scholar 

  7. J. Davidson and D. Whalley, “A design environment for addressing architecture and compiler interactions,” Microprocessors and Microsystems, Vol. 15, pp. 459-472, 1991.

    Article  Google Scholar 

  8. V. Źivojnović and J. Martínez-Velarde, “Simulation Compiler- GNU C DSP56K,” Tech. Rep. IB5/1/1994, ISS-Aachen University of Technology, 1994.

Download references

Author information

Authors and Affiliations

  1. Integrated Systems for Signal Processing, Aachen University of Technology, Aachen, Germany

    Vojin Zivojnović & Heinrich Meyr

  2. Synopsys Inc., Mountain View, CA, USA

    Steven Tjiang

Authors
  1. Vojin Zivojnović
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Steven Tjiang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Heinrich Meyr
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Zivojnović, V., Tjiang, S. & Meyr, H. Compiled Simulation of Programmable DSP Architectures. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 16, 73–80 (1997). https://doi.org/10.1023/A:1007916402263

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1007916402263

Keywords

Search

Navigation