Abstract
The increasing complexity and heterogeneity of current-day systems makes early design trade-offs and analysis a necessity. Typically such exploration is performed at a time that specifications are incomplete or ill-defined, and no behavioral or structural descriptions have been formulated. The only information available are properties of the system and its components, such as abstract functionality, complexity, constraints and cost functions.
In present design practice, this level of abstraction, henceforth called the conceptual-level, is addressed in an ad-hoc fashion without much support from tools or without utilizing existing data and models.
This paper proposes a methodology and framework to support conceptual-level design. It consists of a distributed data modeling environment combined with a set of appropriate user interfaces.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A. Chandrakasan et al., Low Power Digital CMOS Design, Kluwer Academic Publishers, Boston, MA, 1995.
K. Keutzer et al., “The impact of CAD on the design of low-power digital circuits,” IEEE Symposium on Low Power Electronics—Digest of Technical Papers, pp. 342–346, Oct. 1994.
D. Lidsky et al., “Early power exploration—A World Wide Web application,” IEEE VLSI Signal Processing VII, pp. 378–387, 1994.
S. Sheng et al., “A portable multimedia terminal,” Proc. of the Design Automation Conference, pp. 27–32, June 1996.
M.J. Buckley et al., “Design sheet: An environment for facilitating flexible trade studies during conceptual design,” Aerospace Design Conference, Irvine, CA, 1992.
S.Y. Reddy et al., “Constraint management methodology of conceptual design trade-off studies,” Proc. of ASME Design Engineering Technical Conference, Irvine, CA, Aug. 1996.
M. Silva et al., “The case for design using the World Wide Web,” Proc. of the Design Automation Conference, pp. 579–585, June 1995.
O. Olateju, “High level block editor,” SUPERB: Technical Reports by SUPERB students, UC Berkeley, CA, 1996.
O. Bentz et al., “Information-Based Design Environment,” IEEE VLSI Signal Processing VIII, pp. 237–246, Nov. 1995.
A. Chandrakasan et al., “A low-power chipset for portable multimedia applications,” ISSCC, March 1994.
T. Burd, Low-power CMOS library design methodology, Masters Thesis, Engineering Research Laboratory, UC Berkeley, CA, June 1994.
F. Catthoor et al., “Global communication and memory optimizing transformations for low-power signal processing systems,” IEEE VLSI Signal Processing VII, pp. 178–187, 1994.
W. Donath, “Placement and average interconnection lengths of computer logic,” IEEE Transactions on Circuits and Systems, Vol. CAS-26, No.4, pp. 272–277, April 1979.
M. Feuer, “Connectivity of random logic,” IEEE Transactions on Computing, Vol. C-31, pp. 29–33, Jan. 1982.
A. Gersho et al., Vector Quantization and Signal Compression, Kluwer Academic Publishers, Boston, MA, 1992.
P. Landman, Low-Power Architectural Design Methodologies, Ph.D. Thesis, Electronic Research Laboratory, University of California, Berkeley, Aug. 1994.
C. Svensson et al., “Low power circuit techniques,” Low Power Design Methodologies, Kluwer Academic Publishers, Boston, MA, pp. 37–64, 1996.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Lidsky, D.B., Rabaey, J.M. The Conceptual-Level Design Approach to Complex Systems. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 18, 11–24 (1998). https://doi.org/10.1023/A:1007985108367
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1007985108367