Abstract
This paper discusses an effective clock methodology for the design of high-performance microprocessors. Key attributes include the clustering and balancing of clock loads, multiple clock domains, a balanced clock router with variable width wires to minimize skew, hierarchical clock wiring, automated verification, an interface to the Cadence Design Framework II™ environment, and a complete network model of the clock distribution, including loads. This clock methodology enabled creation of the entire clock network, including verification, in less than three days with approximately 180 ps of skew.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
E.G. Friedman (Ed.), Clock Distribution Networks in VLSI Circuits and Systems, IEEE Press, Piscataway, NJ, 1995.
D.W. Dobberpuhl et al., “A 200-MHz 64-b dual-issue CMOS microprocessor,” IEEE J. Solid-State Circuits, Vol. 27, No. 11, pp. 1555-1567, Nov. 1992.
D.J. Hathaway et al., “Circuit placement, chip optimization, and wire routing for IBM IC technology,” IBM J. Research and Development, Vol. 40, No. 4, pp. 453-460, July 1996.
K.M. Carrig et al., “A methodology and apparatus for making a skew-controlled signal distribution network,” U.S. patent no. 5,339,253, filed June 14, 1991, issued Aug. 16, 1994.
M. Shoji, “Elimination of process-dependent clock skew in CMOS VLSI,” IEEE J. Solid-State Circuits, Vol. SC-21, No. 5, pp. 875-880, Oct. 1986.
M.P. Desai, R. Cvijetic, and J. Jensen, “Sizing of clock distribution networks for high performance CPU chips,” in Proc. Design Automation Conf., pp. 389-394, June 1996.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Carrig, K.M., Chu, A.M., Ferraiolo, F.D. et al. A Clock Methodology for High-Performance Microprocessors. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 16, 217–224 (1997). https://doi.org/10.1023/A:1007999209786
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1007999209786