Abstract
A battery powered multimedia communication device requires a very energy efficient implementation. The required efficiency can only be acquired by careful optimization at all levels of the design. System-level power optimizations have a dramatic impact on the overall power budget. We have proposed a system-level step-wise methodology to reduce the power in hardware realizations of data-dominated applications, which is partly supported with our ATOMIUM environment. In this paper, we extend the methodology to the realization of embedded software on processor cores. Starting from a high level algorithm description (e.g., in C), a set of optimizations gradually refine the code and the corresponding memory organization of the array data types. These array data types represent a fully detailed optimized data storage and transfer organization. Instead of creating the physical memories, a mapping can be done either on a general memory architecture, including a cache, or on a custom memory architecture. First, typical optimizations addressed by our methodology are applied on a didactical example. The effectiveness of this methodology is then demonstrated by the optimization of two complex applications in an embedded processor context: a MPEG2 and a H.263 video decoder. The impact of the power optimizations on the typical power consumption is demonstrated by simulating the optimized decoders with real video streams.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
T. H. Meng, B. M. Gordon, and E. K. Tsern, “Portable video-on-demand in wireless communication,” Proceedings of the IEEE, vol. 83, April 1995, pp. 659–679.
W. Mangione-Smith, P. Ghang, S. Nazareth, P. Lettieri, W. Boring, and R. Jain, “A low power architecture for wireless multimedia systems: Lessons learned from building a power hog,” in 1996 International Symposium on Low Power Electronics and Design, Monterey, USA, 1996, pp. 23–28.
R. W. Brodersen, “The network computer and its future,” in Proceedings of the International Solid-State Circuit Conference, IEEE, February 1997, pp. 32–36.
L. Nachtergaele, F. Catthoor, F. Balasa, F. Franssen, E. De Greef, H. Samsom, and H. De Man, “Optimization of memory organization and hierarchy for decreased size and power in video and image processing systems,” in Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing, San Jose, California, August 1995, pp. 82–87.
L. Nachtergaele, F. Catthoor, B. Kapoor, S. Janssens, and D. Moolenaar, “Low power storage exploration for H.263 video decoder,” in VLSI Signal processing, San Francisco, California, November 1996, pp. 115–124.
L. Nachtergaele, F. Catthoor, B. Kapoor, S. Janssens, and D. Moolenaar, “Low power data transfer and storage exploration for H.263 video decoder system,” IEEE Journal on Selected Areas in Communications, last quarter 1997. Accepted for publication.
V. Bhaskaran, K. Konstantinides, R. B. Lee, and J. P. Beck, “Algorithmic and architectural enhancements for real-time MPEG-1 decoding on a general purpose RISC workstation,” IEEE Transactions on Circuits and Systems for video technology, 5, October 1995, pp. 380–386.
T. Nishitani, P. And, and F. Catthoor (eds.), VLSI video/image Processing, Boston: Kluwer Academic Publishers, 1993.
R. J. Offen, VLSI Image Processing, McGraw Hill, 1985.
P. Pirsch, N. Demassieux, and W. Gehrke, “VLSI architectures for video compression-a survey,” Proceedings of the IEEE, vol. 83, February 1995, pp. 220–246.
Semiconductor Industry Association, SIA 1994 national technology roadmap for semiconductors, 1994.
D. Bursky, “Single chip performs both audio and video decoding,” Electronic Design, April 1995.
Y. Okada and et. al, “An 88mm 2 MPEG2 audio/video decode LSI,” in Proceedings of the International Solid-State Circuits Conference, IEEE, February 1997, pp. 264–265.
E. Iwata and et. al., “A 2.2GOPS video dsp with 2-RISC MIMD, 6-PE SIMD architecture for real-time MPEG2 video coding/decoding,” in Proceedings of the International Solid-State Circuits Conference, IEEE, February 1997, pp. 258–259.
A. v. d. Werf and et. al., “I. MCIC: A single-chip MPEG2 video encoder for storage,” in Proceedings of the International Solid-State Circuits Conference, IEEE, February 1997, pp. 254–255.
B. Gordon, E. Tsern, and T. H. Meng, “Design of low power video decompression chip set for portable applications,” Journal of VLSI Signal Processing Systems, vol. 13, 1996, pp. 125–142.
D. Bursky, “Combo RISC CPU and DRAM solves data bandwidth issues,” Electronic Design, March 1996, pages 67–71.
F. Catthoor, M. Janssen, L. Nachtergaele, and H. De Man, “System-level data-flow transformation exploration and power-area trade-offs demonstrated on video codecs,” accepted for publication in the special issue oni“System level trade-off analysis in signal processing” in Journal of VLSI Signal Processing, 1997.
Sven Wuytack, Francky Catthoor, Frank Franssen, Lode Nachtergaele, and Hugo De Man, “Global communication and memory optimizing transformations for low power systems,” in International workshop in Low Power, April 1994.
R. Gonzalez and M. Horowitz, “Energy dissipation in general purpose microprocessors,” IEEE Journal of Solid-State Circuits, vol. 31, September 1996, pp. 1277–1283.
V. Tiwari, S. Malik, and A. Wolfe, “Instruction level power analysis and optimization of software,” Journal of VLSI Signal Processing Systems, vol. 13, 1996, pp. 223–238.
K. Itoh, K. Sasaki, and Y. Nakagome, “Trends in low-power RAM circuit technologies,” Proceedings of the IEEE, vol. 83, April 1995, pp. 524–543.
D. Takashima and Y. Oowaki, “A novel power-off mode for a battery-backup DRAM,” IEEE Journal of Solid-State Circuits, vol. 32, January 1997, pp. 86–91.
T. Seki, E. Itoh, C. Furukawa, I. Maeno, T. Ozawa, H. Sano, and N. Suzuki, “A 6-ns 1-Mb CMOS SRAM with latched sense amplifier,” IEEE Journal of Solid-State Circuits, vol. 28, April 1993, pp. 478–483.
P. Landman, Low-Power Architectural Design Methodologies, PhD thesis, U. C. Berkeley, August 1994.
Advanced Risc Machines Ltd, ARM7 data sheet, December 1994.
P. Baglietto, M. Maresca, M. Migliardi, and N. Zingirian, Image processing on high-performance risc systems, Proceeding of the IEEE, vol. 84, July 1996, pp. 917–930.
D. Moolenaar, “System specification and storage exploration for two video compression standards,” Master's thesis, Delft University, Delft, The Netherlands, May 1996, ftp://ftp. imec.be/pub/vsdm/reports/video-codec-optim/MPEG2-code-optim.ps.gz.
Digital Video Coding at Telenor R & D, Telenor's H.263 software, version 1.3, February 1995, http://www.nta.no/brukere/DVC/h263-software/.
ISO/IEC 13818-2, Information technology-generic coding of moving pictures and associated audio ISO/IEC 13818-2 international standard (video), November 1994.
ISO/IEC JTC1/SC29/WG11, Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbits/s, iso/iec cd11172-2, 1993.
D. Liu and C. Svensson, Power consumption estimation in CMOS VLSI chips, IEEE Journal of Solid-State Circuits, vol. 29, June 1994, pp. 663–670.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Nachtergaele, L., Moolenaar, D., Vanhoof, B. et al. System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 18, 89–109 (1998). https://doi.org/10.1023/A:1008011223920
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008011223920