Abstract
A study of the MPEG-2 video decoding standard in Main Profile @ Main Level has been performed, comparing the different solutions existing for the VLSI implementation of the basic functions (Huffman decoding, IDCT...) included in the standard. Afterwards, a new dynamically configurable architecture is proposed for the memory manager, which is necessary to deal with the large data flow inside the decoder. It is aimed at interfacing the external memory, arbitrating the access requests coming from the different decoding units and allowing generic memory requests through the definition of virtual addresses. It is shown that, by means of a particular data organization, the circuit requires an external memory, which is a 2-MB DRAM in fast page or EDO mode, accessible via a 64-bit bus. The memory manager works at 27 MHz and allows a real-time decoding for MP @ ML bitstreams. It has been synthesized in a 0.8-μm two-metal CMOS technology and presents a total area of 5.4 mm2 for 6500 gates.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
ISO/IEC 13818-2: 1995, Information technology–Generic coding of moving pictures and associated audio information–Part 2: video.
L. Chiariglione, “The development of an integrated audiovisual coding standard: MPEG,” Proceedings of the IEEE, Vol. 83, pp. 151–157, Feb. 1995.
P. Pirsch, N. Demassieux, and W. Gehrke, “VLSI architectures for video compression–A survey,” Proceedings of the IEEE, Vol. 83, pp. 220–246, Feb. 1995.
T. Demura et al., “A single-chip MPEG-2 video decoder LSI,” Proceedings IEEE International Solid State Circuit Conference, pp. 72–73, 1994.
Y. Okada et al., “An 80-mm2 MPEG-2 audio/video decode LSI,” Proceedings IEEE International Solid State Circuit Conference, pp. 264–265, 1997.
M. Sun and S. Lei, “A parallel variable-length code decoder for advanced television applications,” Proceedings 3rd International Workshop on HDTV, Aug. 1989.
S. Chang and D. Messerschmitt, “Designing high-throughput VLC decoder, Part I–Concurrent VLSI architectures,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 2, pp. 187–196, June 1992; S. Chang and D. Messerschmitt, “Designing high-throughput VLC decoder, Part II–Parallel Decoding Methods,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 2, pp. 197–206, June 1992.
T. Yamasaki et al., “VLSI implementation of a variable-length pipeline scheme for data-driven processors,” IEEE Journal of Solid-State Circuits, Vol. 24, pp. 933–937, Aug. 1989.
B. Wei and T. Meng, “A parallel decoder of programmable Huffman codes,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 5, pp. 175–178, April 1995.
H. Hou, “A fast recursive algorithm for computing the discrete cosine transform,” IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. ASSP-35, pp. 1445–1461, Oct. 1987.
P. Lee and F.-Y. Huang, “Restructured recursive DCT and DST algorithms,” IEEE Transactions on Signal Processing, Vol. 42, pp. 1600–1609, July 1994.
E. Feig and S. Winograd, “Fast algorithms for the discrete cosine transform,” IEEE Transactions on Signal Processing, Vol. 40, pp. 2174–2193, Sept. 1992.
J.-F. Yang, B.-L. Bai, and S.-C. Hsia, “An efficient twodimensional inverse discrete cosine transform algorithm for HDTV receivers,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 5, pp. 25–30, Feb. 1995.
A. Madisetti and A. Willson, “A 100 MHz 2D 8£8 DCT/IDCT processor for HDTV applications,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 5, pp. 158–165, April 1995.
N. Cho and S. Lee, “DCT algorithms for VLSI parallel implementations,” IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. 38, pp. 121–127, Jan. 1990.
N. Murthy and M. Swamy, “On the real-time computation of DFT and DCT through systolic architectures,” IEEE Transactions on Signal Processing, Vol. 42, pp. 988–991, April 1994.
Y.-T. Chang and C.-L. Wang, “New Systolic array implementation of the 2D discrete cosine transform and its inverse,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 5, pp. 150–157, April 1995.
H.Kung, “Why Systolic architectures,” IEEE Computer, pp. 37– 46, Jan. 1982.
B. Prince, High Performance Memories, John Wiley & Sons, Chichester, 1996.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Cantineau, O., Petit, L. & Legat, JD. Architecture of a Memory Manager for an MPEG-2 Video Decoding Circuit. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 20, 251–265 (1998). https://doi.org/10.1023/A:1008083015934
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008083015934