Abstract
A formal methodology for the design of window generator circuits is proposed. The methodology focuses on the design of optimised dedicated structures and allows to exploit modularity for evaluating design alternatives and cost/performances trade-offs. The discussed architectural model is based on a suitable mathematical representation (called σ transformation) of a generic window generator circuit and allows both a global and a modular design style. Such features are used to design a library of universal functional blocks allowing to synthesise any type of window generator circuit. The architectural model is evaluated by implementing the functional blocks and by synthesising in VLSI technologies a set of representative window generator circuits. The trade-off between cost and performance of the synthesised window generator circuits is presented and discussed.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
S.Y. Kung, VLSI Array Processors, Englewood Cliffs, NJ, USA: Prentice Hall, 1988.
L. Raffo, S. Sabatini, M. Mantelli, A. De Gloria, and G. Bisio, “Design of an ASIP Architecture for Low-Level Visual Elaborations,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 5, no.1, March 1997, pp. 145–153.
H. Fujiwara, Logic Testing and Design for Testability, Cambridge, MA, USA: The MIT Press, 1985.
R. Negrini, M. Sami, and R. Stefanelli, Fault Tolerance through Reconfiguration in VLSI and WSI Arrays, Cambridge, MA, USA: The MIT Press, 1989.
L. Bierens and E. Deprettere, “Efficient Partitioning of Algorithms for long Convolutions and their Mapping onto Architectures,” Journal of VLSI Signal Processing Systems, vol. 18, no.1, 1998, pp. 51–64.
J. Limqueco and M. Bayoumi, “A VLSI Architecture for Separable 2-D DiscreteWavelet Transforms,” Journal of VLSI Signal Processing Systems, vol. 18, no.2, 1998, pp. 125–140.
A. Antola and L. Breveglieri, “Window-Based Functional Blocks for Image Processing,” Proceedings of IEEE COMPEURO 1991, Bologna, Italy, May 1991, pp. 243–247.
A. Antola and L. Breveglieri, “Window-Based Parallel Architectures for Image Processing,” '92), The Hague, The Netherlands, vol. D, Sept. 1992, pp. 199–203.
A. Antola, A. Avai, and L. Breveglieri, “Modular Design Methodologies for Image Processing Architectures,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, no.4, 1993, pp. 408–414.
A. Antola and L. Breveglieri, “Dedicated Architecture for the Generation ofWindows in Image Processing Architectures,” Internal Report n. 98-048, Dipartimento di Elettronica e Informazione, Politecnico di Milano, Piazza Leonardo Da Vinci no. 32, I-21033 Milano, Italy, 1998.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Antola, A., Breveglieri, L. Dedicated Circuits for the Generation of Windows in Image Processing Architectures. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 25, 55–78 (2000). https://doi.org/10.1023/A:1008125603268
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008125603268